GENERAL DESCRIPTION
The CCD191 is a 6000 element line image sensor designed for scanning applications which require very high resolution, high sensitivity and very wide dynamic range.
Incorporation of on-chip anti-blooming and integration controls allow the CCD191 to be extremely useful in industrial measurement and control environments, or in environments where lighting conditions are difficult to control.
The CCD191 is a third generation device having an overall improved performance compared with first and second generation devices, including enhanced blue response and excellent low light level performance. The photoelement size is 10μm (0.39 mils) x 10μm (0.39 mils) on 10μm (0.39 mils) centers. The device is manufactured using Fairchild Imaging’s advanced chargecoupled device n-channel isoplanar buried-channel technology.

FEATURES
*6000 x 1 photosite array
*10 μm x 10μm photosites on 10μm pitch
*Anti-blooming and integration control
*Enhanced spectral response (particularly in the blue region)
*Excellent low-light-level performance
*Low dark signal
*Very high responsivity
*High speed operation
*Dynamic range typical: 15000:1
*Over 3 V peak-to-peak outputs
*Special selection available - consult factory
*AR coated window

Trackback :: http://datasheetblog.com/trackback/1929

댓글을 달아 주세요 Comment

FUNCTION
 The colour sensors are made of 19 x 3 Si-PIN photo diodes integrated on chip.
They are carried out as a hexagonal matrix with the diameter of 3 mm.
The design as Si-PIN photo diodes allows signal frequencies up to MHz-range.
In order to achieve a small cross talk between the photodiodes the individual sectors have been separated from each other by additional structures.
Each of these photodiodes is sensitized with dielectric spectral filter for its colour range, preferably for the primary colours red, green and blue.

FEATURES
Dielectric filters guarantee the good optical properties of the colour sensors, such as:
- high transmission
- slight aging of the filter
- high temperature stability
- high signal frequency
- reduced cross talk
- small size (diameter of the optical sensitive surface ca. 3 mm)
- insensitiveness to decentralized imaging, e. g. LWL coupling

APPLICATION
* Quality control
* Monitoring the production
* Control of manufacturing
* Detection of colour marks

CONSTRUCTION
* 3 x 19 on chip integrated PIN photo diodes
* different package versions (TO5 with/without IR-blocking)
* dielectric filters for the three colour ranges: red, green and blue
* Electrical connections
- three anodes
- one common cathode

MCSIAT
MCSIBT
MCS-EB1

Trackback :: http://datasheetblog.com/trackback/1645

댓글을 달아 주세요 Comment

GENERAL DESCRIPTION
The DS26502 is a building-integrated timingsupply (BITS) clock-recovery element. It also
functions as a basic T1/E1 transceiver. The receiver portion can recover a clock from T1,
E1, 64kHz composite clock (64KCC), and 6312kHz synchronization timing interfaces. In
T1 and E1 modes, the Synchronization Status Message (SSM) can also be recovered. The
transmit portion can directly interface to T1, E1, or 64KCC synchronization interfaces as well as
source the SSM in T1 and E1 modes. The DS26502 can translate between any of the
supported inbound synchronization clock rates to any supported outbound rate. A separate output is provided to source a 6312kHz clock. The device is controlled through a parallel, serial, or hardware controller port.

APPLICATIONS
BITS Timing
Rate Conversion

FEATURES
*G.703 2048kHz Synchronization Interface Compliant
*G.703 64kHz Centralized (Option A) and Codirectional Timing Interface Compliant
*G.703 Appendix II 64kHz and 6312kHz Japanese Synchronization Interface Compliant
*Interfaces to Standard T1/J1 (1.544MHz) and E1 (2.048MHz)
*Interface to CMI-Coded T1/J1 and E1
*Short- and Long-Haul Line Interface
*Transmit and Receive T1 and E1 SSM Messages with Message Validation
*T1/E1 Jitter Attenuator with Bypass Mode
*Fully Independent Transmit and Receive Functionality
*Internal Software-Selectable Receive- and Transmit-Side Termination for 75Ω/100Ω/110Ω/120Ω T1, E1, and Composite Clock Interfaces
*Monitor Mode for Bridging Applications
*Accepts 16.384MHz, 12.8MHz, 8.192MHz, 4.096MHz, 2.048MHz, or 1.544MHz Master Clock
*64kHz, 8kHz, and 400Hz Outputs in Composite Clock Mode
*8-Bit Parallel Control Port, Multiplexed or Nonmultiplexed, Intel or Motorola
*Serial (SPI) Control Port
*Hardware Control Mode
*Provides LOS, AIS, and LOF Indications Through Hardware Output Pins
*Fast Transmitter-Output Disable Through Device Pin for Protection Switching
*IEEE 1149.1 JTAG Boundary Scan
*3.3V Supply with 5V Tolerant Inputs and Outputs

DS26502L
DS26502LN
TAG bits, element

Trackback :: http://datasheetblog.com/trackback/885

댓글을 달아 주세요 Comment