General Description
The IMP5115 SCSI terminator is part of IMP's family of high-performance, adaptive, non-linear mode SCSI products, which are designed to deliver true UltraSCSI performance in SCSI applications. The low voltage BiCMOS architecture employed in its design offers performance superior to older linear passive and active techniques. IMP's SCSI termination architecture employs high-speed adaptive elements for each channel, thereby providing the fastest response possible — typically 35MHz, which is 100 times faster than the older linear regulator/terminator approach used by other manufacturers. Products using this older linear
regulator approach have bandwidths which are dominated by the output capacitor and which are limited to 500KHz (see further discussion in the Functional Description section). This new architecture also eliminates the output compensation capacitor required in earlier terminator designs. Each is approved for use with SCSI-1, -2, -3, UltraSCSI and beyond — providing the highest performance alternative available today.
Another key improvement offered by the IMP5115 lies in its ability to insure reliable, error-free communications even in systems which do not adhere to recommended SCSI hardware design guidelines, such as the use of improper cable lengths and impedances. Frequently, this situation not controlled by the peripheral or host designer and, when problems occur, they are the first to be made aware of the problem. The IMP5115 architecture is much more tolerant of marginal system integrations.
Recognizing the needs of portable and configurable peripherals, the IMP5115 has a TTL compatible sleep/disable mode. Quiescent current typically 375μA in this mode, while the output capacitance is also less than 3pF. The obvious advantage of extended battery life for
portable systems is inherent in the product's sleep-mode feature. Additionally, the disable function permits factory-floor or productionline configurability, reducing inventory and product-line diversity costs. Field configurability can also be accomplished without physically removing components which, often times results in field returns due to mishandling.
Reduced component count is also inherent in the IMP5115 architecture. Traditional termination techniques require large stabilization and transient protection capacitors of up to 20μF in value and size. The IMP5115 architecture does not require these components, allowing all the cost savings associated with inventory, board space, assembly, reliability, and component costs.

Key Features
*Ultra-Fast response for Fast-20 SCSI applications
*35MHz channel bandwidth
*3.3V operation
*Less than 3pF output capacitance
*375μA Sleep-mode current
*Thermally self limiting
*No external compensation capacitors
*Implements 8-bit or 16-bit (wide) applications
*Compatible with active negation drivers (60mA/channel)
*Compatible with passive and Active terminations
*Approved for use with SCSI 1, 2, 3 and UltraSCSI
*Hot swap compatible
*Pin-for-pin compatible with DS21S07A/2105

IMP5115CD, IMP5115CDT, IMP5115CDW, IMP5115CDWT, IMP5115CPWP, IMP5115CPWPT

Trackback :: http://datasheetblog.com/trackback/2182

댓글을 달아 주세요 Comment

Description
The 9-channel IMP5111/5112 SCSI terminator is part of IMP's family of high-performance SCSI terminators that deliver true UltraSCSI performance.
The BiCMOS design offers superior performance over first generation linear regulator/resistor based terminators.
IMP's new architecture employs high-speed adaptive elements for each channel, thereby providing the fastest response possible - typically 35MHz, which is 100 times faster than the older linear regulator terminator approach.
The bandwidth of terminators based on the older regulator/resistor terminator architecture is limited to 500kHz since a large output stabilization capacitor is required.
The IMP architecture eliminates the external output compensation capacitor and the need for transient output capacitors while maintaining pin compatibility with first generation designs.
Reduced component count is inherent with the IMP5111/5112.
The IMP5111/5112 architecture tolerates marginal system designs.
Akey improvement offered by the IMP5111/5112 lies in its ability to insure reliable, error-free communications even in systems which do not adhere to recommended SCSI hardware design guidelines, such as improper cable lengths and impedance.
Frequently, this situation is not controlled by the peripheral or host designer.
For portable and configurable peripherals, the IMP5111/5112 can be placed in a sleep mode with a disconnect signal.
Quiescent current is less than 275μA when disabled.
When disabled, the outputs are in a high impedance state with output capacitance less than 3pF.

Key Features
*Ultra-Fast response for Fast-20 SCSI applications
*35MHz channel bandwidth
*3.3V operation
*Less than 3pF output capacitance
*Sleep-mode current less than 275μA
*Thermally self limiting
*No external compensation capacitors
*Implements 8-bit or 16-bit (wide) applications
*Compatible with active negation drivers (60mA/channel)
*Compatible with passive and active terminations
*Approved for use with SCSI 1, 2, 3 and UltraSCSI
*Hot swap compatible
*Pin-for-pin compatible with LX5211 and UC5606 (IMP5111)
*Pin-for-pin compatible with LX5212 and UC5603/5613/5614 (IMP5112)

IMP5112
IMP5111CDP

Trackback :: http://datasheetblog.com/trackback/1835

댓글을 달아 주세요 Comment