'RLDRAM' related articles 1

  1. 2008/10/15 MT49H32M9 - CIO RLDRAM® II
General Description
The Micron® reduced latency DRAM (RLDRAM®) II is a high-speed memory device designed for high bandwidth data storage—telecommunications, networking, and cache applications, etc. The chip’s 8-bank architecture is optimized for sustainable high speed operation.
The DDR I/O interface transfers two data words per clock cycle at the I/O balls. Output data is referenced to the free-running output data clock.
Commands, addresses, and control signals are registered at every positive edge of the differential input clock, while input data is registered at both positive and negative edges
of the input data clock(s).
Read and write accesses to the RLDRAM are burst-oriented. The burst length (BL) is programmable from 2, 4, or 8 by setting the mode register.
The device is supplied with 2.5V and 1.8V for the core and 1.5V or 1.8V for the output
drivers.
Bank-scheduled refresh is supported with the row address generated internally.
The μBGA 144-ball package is used to enable ultra high-speed data transfer rates and a
simple upgrade path from early generation devices.

Features
*400 MHz DDR operation (800 Mb/s/pin data rate)
*28.8 Gb/s peak bandwidth (x36 at 400 MHz clock frequency)
*Organization
– 32 Meg x 9, 16 Meg x 18, and 8 Meg x 36
*8 internal banks for concurrent operation and maximum bandwidth
*Reduced cycle time (20ns at 400 MHz)
*Nonmultiplexed addresses (address multiplexing option available)
*SRAM-type interface
*Programmable READ latency (RL), row cycle time, and burst sequence length
*Balanced READ and WRITE latencies in order to optimize data bus utilization
*Data mask for WRITE commands
*Differential input clocks (CK, CK#)
*Differential input data clocks (DKx, DKx#)
*On-die DLL generates CK edge-aligned data and output data clock signals
*Data valid signal (QVLD)
*32ms refresh (8K refresh for each bank; 64K refresh command must be issued in total each 32ms)
*144-ball μBGA package
*HSTL I/O (1.5V or 1.8V nominal)
*25–60Ω matched impedance outputs
*2.5V VEXT, 1.8V VDD, 1.5V or 1.8V VDDQ I/O
*On-die termination (ODT) RTT

MT49H16M18, MT49H8M36
TAG ,

Trackback :: http://datasheetblog.com/trackback/1987

댓글을 달아 주세요 Comment