GENERAL DESCRIPTION
The HT83C51 is a monolithic 8-bit microcontroller that is pin equivalent to the Intel 8XC51FC microcontroller. Fabricated with Honeywell’s dielectrically isolated high-temperature (HTMOS™) process, it is designed specifically for severe high-temperature applications such as down-hole oil well, aerospace, turbine engine and industrial control.
The HT83C51 uses the standard MCS-51 instruction set which is optimized for control applications. Pin-for-pin equivalent to the MCS-51 series product, it is compatible with all known development environments. Key features include the programmable counter array, watch dog timer, enhanced serial port for multi-processor communication
and a hierarchical interrupt structure. Software selectable idle is included for reduced power. The HT83C51 varies from the standard 83C51FC, in that it supports half-duplex serial communication, and has 8K Bytes of Mask programmable ROM. The device is available in a standard pinout DIP, with optional packages considered.
These microcontrollers provide guaranteed performance supporting operating frequencies in excess of 16 MHz over the full -55 to +225°C temperature range. Typically, parts will operate up to +300°C for a year, with derated performance. All parts are burned in at 250°C to eliminate infant mortality.

FEATURES
*HTMOS Specified Over -55 to +225°C
*8-bit CPU Optimized For 5 Volt Control Applications
*Four 8-bit Bidirectional Parallel Ports
*Three 16-bit Timer/Counters with One Up/Down Timer/Counter and Clock Out
*Programmable Counter Array with:
-Capture/Compare
-Software Timer with Watchdog Capability
-High Speed Output
-Pulse Width Modulator
*Interrupt Structure with Seven Sources and Four Priority Levels
*Half Duplex Programmable Serial Port with:
-Framing Error Detection
-Automatic Address Recognition
*64K External Program Memory Address Space
*Hermetic 40-Pin Ceramic DIP
*64K External Data Memory Address Space
*256 Bytes Internal Data Memory
*8K Byte Mask ROM
*On-Chip Oscillator
*MCS-51Compatible Instruction Set

APPLICATIONS
*Down-Hole Oil Well
*Avionics
*Turbine Engine Control
*Industrial Process Control
*Nuclear Reactor
*Electric Power Conversion
*Heavy Duty Internal Combustion Engines

HT83C51DC, HT83C51DB

Trackback :: http://datasheetblog.com/trackback/2600

댓글을 달아 주세요 Comment

Description
The IMP809/IMP810 are 3.0V, 3.3V and 5.0V power supply supervisor circuits optimized for low-power microprocessor (μP), microcontroller (μC) and digital systems. The IMP809/810 are improved drop-in replacements for the Maxim MAX809/810 and feature 60% lower supply current.
A reset signal is issued if the power supply voltage drops below a preset reset threshold and is asserted for at least 140ms after the supply has risen above the reset threshold. The IMP809 has an active-low RESET output that is guaranteed to be in the correct state for VCC down to 1.1V. The IMP810 has an active-high RESET output. The reset comparator is designed to ignore fast transients on VCC.
Low supply current makes the IMP809/IMP810 ideal for use in portable and battery operated equipment. The IMP809/IMP810 are available in a compact 3-pin SOT23 package.

Key Features
*Improved Maxim MAX809/MAX810 replacement
-Lower supply current…6μA
-80% lower maximum supply current
*Monitor 5V, 3.3V and 3V supplies
*140ms min. reset pulse width
*Active-low reset valid with 1.1V supply (IMP809)
*Small 3-pin SOT-23 package
*No external components
*Specified over full temperature range
- –40°C to 105°C

Applications
*Embedded controllers
*Battery operated systems
*Intelligent instruments
*Wireless communication systems
*PDAs and handheld equipment

IMP809LEUR-T, IMP809MEUR-T, IMP809JEUR-T, IMP810LEUR-T, IMP810MEUR-T

Trackback :: http://datasheetblog.com/trackback/2472

댓글을 달아 주세요 Comment

Description
The TSC87251G1A products are derivatives of the TEMIC Microcontroller family based on the extended 8–bit C251 Architecture. This family of products is tailored to 8–bit microcontroller applications requiring an increased instruction throughput, a reduced operating frequency or a larger addressable memory space. The architecture can provide a significant code size reduction when compiling C programs while fully preserving the legacy of C51 assembly routines.
The TSC87251G1A derivatives are pin–out and software compatible with standard 80C51/Fx/Rx with extended on–chip data memory (1 Kbyte RAM), on–chip memory (16 Kbytes EPROM/OTPROM) and up to 256 Kbytes of external code and data.
They provide transparent enhancements to Intel’s 87C251Sx family with an additional Synchronous Serial Link Controller (SSLC supporting I2C, mWire and SPI protocols), a Keyboard interrupt interface and Power Monitoring and Management features.

Features
*Pin–Out and software compatibility with standard 80C51 products and 80C51FA/FB/RA/RB
*Plug–in replacement of Intel’s 80C251Sx
*C251 core: Intel’s MCS251 step A compliance
-125 ns Instruction cycle time at 16 MHz
-40–byte Register File
-Registers Accessible as Bytes, Words or Dwords
-Six–stage instruction Pipeline
-16–bit Internal Code Fetch
*Enriched C51 Instruction Set
-16–bit and 32–bit ALU
-Compare and Conditional Jump Instructions
-Expanded Set of Move Instructions
*Linear Addressing
*1 Kbyte of on–chip RAM
*External memory space (Code/Data) programmable from 64 Kbytes to 256 Kbytes
*TSC87251G1A: 16 Kbytes of on–chip EPROM/OTPROM (production with TSC83251G1D: on–chip masked ROM version)
*SINGLE–PULSE Programming Algorithm
*Four 8–bit parallel I/O Ports (Ports 0, 1, 2 and 3 of the standard 80C51)
*Serial I/O Port: full duplex UART (80C51 compatible) with independent Baud Rate Generator
*SSLC: Synchronous Serial Link Controller
-I2C master only protocol
-mWire and SPI master only protocol
*Three 16–bit Timers/Counters (Timers 0, 1 and 2 of the standard 80C51)
*EWC: Event and Waveform Controller
-Compatible with Intel’s Programmable Counter Array (PCA)
-Common 16–bit Timer/Counter reference with four possible clock sources (Fosc/4, Fosc/12, Timer 1 and external input)
-Five modules with four programmable modes:
 – 16–bit software Timer/Counter
 – 16–bit Timer/Counter Capture Input and software pulse measurement
 – High–speed output and 16–bit software Pulse Width Modulation (PWM)
 – 8–bit hardware PWM without overhead
-16–bit Watchdog Timer/Counter capability
*Secured 14–bit Hardware Watchdog Timer
*Power Monitoring and Management
-Power–Fail reset
-Power–On reset (integrated on the chip)
-Power–Off flag (cold and warm resets)
-Software programmable system clock
-Idle and Power–Down modes
*Keyboard interrupt interface on Port 1
*ONCE mode and full speed Real–Time In–Circuit Emulation support (Third Party Vendors)
*Speed ranges:
-0 to 16 MHz
*Supply ranges:
-5 V ±10 %
*Temperature ranges:
-Commercial (0°C to +70°C)
-Industrial (–40°C to +85°C)
-Option: extended range (–55°C to +125°C)
*Packages:
-PDIL 40, PLCC 44
-UV–Window CQPJ 44
-Options: known good dice and ceramic packages

Typical Applications
*ISDN terminals
*High–Speed modems
*PABX (SOHO)
*Networking
*Line cards
*Computer peripherals
*Printers
*Plotters
*Scanners
*Banking machines
*Barcode readers
*Smart cards readers
*High–end digital monitors
*High–end joysticks

TSC87251G1A–16CA, TSC87251G1A–16CB, TSC87251G1A–16IA, TSC87251G1A–16IB

Trackback :: http://datasheetblog.com/trackback/2391

댓글을 달아 주세요 Comment

Functional Description
The architecture of the XC236x combines advantages of RISC, CISC, and DSP processors with an advanced peripheral subsystem in a very well-balanced way. In addition, the on-chip memory blocks allow the design of compact systems-on-silicon with maximum performance (computing, control, communication).
The on-chip memory blocks (program code-memory and SRAM, dual-port RAM, data SRAM) and the set of generic peripherals are connected to the CPU via separate buses.
Another bus, the LXBus, connects additional on-chip resources as well as external resources (see Figure 3). This bus structure enhances the overall system performance by enabling the concurrent operation of several subsystems of the XC236x.
The following block diagram gives an overview of the different on-chip components and of the advanced, high bandwidth internal bus structure of the XC236x.

Summary of Features
For a quick overview or reference, the XC236x’s properties are listed here in a condensed way.
*High Performance 16-bit CPU with 5-Stage Pipeline
– 15 ns Instruction Cycle Time at 66 MHz CPU Clock (Single-Cycle Execution)
– 1-Cycle 32-bit Addition and Subtraction with 40-bit result
– 1-Cycle Multiplication (16 × 16 bit)
– 1-Cycle Multiply-and-Accumulate (MAC) Instructions
– Background Division (32 / 16 bit) in 21 Cycles
– Enhanced Boolean Bit Manipulation Facilities
– Zero-Cycle Jump Execution
– Additional Instructions to Support HLL and Operating Systems
– Register-Based Design with Multiple Variable Register Banks
– Fast Context Switching Support with Two Additional Local Register Banks
– 16 Mbytes Total Linear Address Space for Code and Data
– 1024 Bytes On-Chip Special Function Register Area (C166 Family Compatible)
*16-Priority-Level Interrupt System with up to 79 Sources, Selectable External Inputs for Interrupt Generation and Wake-Up, Sample-Rate down to 15 ns
*8-Channel Interrupt-Driven Single-Cycle Data Transfer Facilities via Peripheral Event Controller (PEC), 24-Bit Pointers Cover Total Address Space
*Clock Generation from Internal or External Clock Sources, via on-chip PLL or via Prescaler
*On-Chip Memory Modules
– 1 Kbyte On-Chip Stand-By RAM (SBRAM)
– 2 Kbytes On-Chip Dual-Port RAM (DPRAM)
– 16 Kbytes On-Chip Data SRAM (DSRAM)
– Up to 32 Kbytes On-Chip Program/Data SRAM (PSRAM)
– Up to 576 Kbytes On-Chip Program Memory (Flash Memory)
*On-Chip Peripheral Modules
– Two Synchronizable A/D Converters with a total of 16 Channels, 10-bit Resolution, Conversion Time down to 1.2 μs, Optional Data Preprocessing (Data Reduction, Range Check)
– 16-Channel General Purpose Capture/Compare Unit (CAPCOM2)
– Two Capture/Compare Units for flexible PWM Signal Generation (CCU6x)
– Multi-Functional General Purpose Timer Unit with 5 Timers
– Six Serial Interface Channels to be used as UART, LIN, High-Speed Synchronous Channel (SPI/QSPI), IIC Bus Interface (10-bit addressing, 400 kbit/s), IIS Interface
– On-Chip MultiCAN Interface (Rev. 2.0B active) with 64 Message Objects (Full CAN/Basic CAN) on 3 CAN Nodes and Gateway Functionality
– On-Chip Real Time Clock
*Up to 12 Mbytes External Address Space for Code and Data
– Programmable External Bus Characteristics for Different Address Ranges
– Multiplexed or Demultiplexed External Address/Data Buses
– Selectable Address Bus Width
– 16-Bit or 8-Bit Data Bus Width
– Four Programmable Chip-Select Signals
*Single Power Supply from 3.0 V to 5.5 V
*Programmable Watchdog Timer and Oscillator Watchdog
*Up to 75 General Purpose I/O Lines
*On-Chip Bootstrap Loader
*Supported by a Large Range of Development Tools like C-Compilers, Macro-Assembler Packages, Emulators, Evaluation Boards, HLL-Debuggers, Simulators, Logic Analyzer Disassemblers, Programming Boards
*On-Chip Debug Support via JTAG Interface
*100-Pin Green LQFP Package, 0.5 mm (19.7 mil) pitch

XC2365

Trackback :: http://datasheetblog.com/trackback/2183

댓글을 달아 주세요 Comment

Introduction
The enCoRe II LV family brings the features and benefits of the enCoRe II to non USB applications. The enCoRe II family has an integrated oscillator that eliminates the external crystal or resonator, reducing overall cost. Other external components, such as wakeup circuitry, are also integrated into this chip.
The enCoRe II LV is a low voltage, low cost 8-bit Flash programmable microcontroller.
The enCoRe II LV features up to 36 GPIO pins. The IO pins are grouped into five ports (Port 0 to 4). The pins on Ports 0 and 1 are configured individually, when the pins on Ports 2, 3, and 4
are only configured as a group. Each GPIO port supports high impedance inputs, configurable pull up, open drain output, CMOS and TTL inputs, and CMOS output with up to five pins that
support programmable drive strength of up to 50 mA sink current. Additionally, each IO pin is used to generate a GPIO interrupt to the microcontroller. Each GPIO port has its own GPIO interrupt vector with the exception of GPIO Port 0. GPIO Port 0 has, in addition to the port interrupt vector, three dedicated pins that have independent interrupt vectors (P0.2–P0.4).
The enCoRe II LV features an internal oscillator. Optionally, an external 1 MHz to 24 MHz crystal is used to provide a higher precision reference. The enCoRe II LV also supports external clock.
The enCoRe II LV has 8 Kbytes of Flash for user code and 256 bytes of RAM for stack space and user variables.
In addition, enCoRe II LV includes a watchdog timer, a vectored interrupt controller, a 16-bit free running timer with capture registers, and a 12-bit programmable interval timer. The power
on reset circuit detects when power is applied to the device, resets the logic to a known state, and executes instructions at Flash address 0x0000. When power falls below a programmable
trip voltage, it generates a reset or is configured to generate an interrupt. There is a low voltage detect circuit that detects when VCC drops below a programmable trip voltage. This is configurable to generate a LVD interrupt to inform the processor about the low voltage event. POR and LVD share the same interrupt; there is no separate interrupt for each. The watchdog timer ensures the firmware never gets stalled in an infinite loop.
The microcontroller supports 17 maskable interrupts in the vectored interrupt controller. All interrupts can be masked. Interrupt sources include LVR or POR, a programmable interval
timer, a nominal 1.024 ms programmable output from the free running timer, two capture timers, five GPIO ports, three GPIO pins, two SPI, a 16-bit free running timer wrap, and an internal
wakeup timer interrupt. The wakeup timer causes periodic interrupts when enabled. The capture timers interrupt whenever a new timer value is saved due to a selected GPIO edge event. A total of eight GPIO interrupts support both TTL or CMOS thresholds. For additional flexibility, on the edge-sensitive GPIO pins, the interrupt polarity is programmable to be either rising or falling.
The free running timer generates an interrupt at 1024 μs rate. It also generates an interrupt when the free running counter overflow occurs—every 16.384 ms. The duration of an event
under firmware control is measured by reading the timer at the start and end of an event, then calculating the difference between the two values. The two 8-bit capture timer registers
save a programmable 8-bit range of the free running timer when a GPIO edge occurs on the two capture pins (P0.5 and P0.6). The two 8-bit capture registers are ganged into a single 16-bit
capture register.
The enCoRe II LV supports in-system programming by using the P1.0 and P1.1 pins as the serial programming mode interface.

Features
*enCoRe™ II Low Voltage (enCoRe II LV)—enhanced component reduction
- Internal crystalless oscillator with support for optional external clock or external crystal or resonator
- Configurable IO for real world interface without external components
*Enhanced 8-bit microcontroller
- Harvard architecture
- M8C CPU speed up to 12 MHz or sourced by an external crystal, resonator, or clock signal
*Internal memory
- 256 bytes of RAM
- 8 Kbytes of Flash including EEROM emulation
*Low power consumption
- Typically 2.25 mA at 3 MHz
- 5 μA sleep
*In-system reprogrammability
- Allows easy firmware update
*General purpose IO ports
- Up to 36 General Purpose IO (GPIO) pins
- 2 mA source current on all GPIO pins. Configurable 8 or 50 mA per pin current sink on designated pins
- Each GPIO port supports high impedance inputs, configurable pull up, open drain output, CMOS and TTL inputs, and CMOS output
- Maskable interrupts on all IO pins
*SPI serial communication
- Master or slave operation
- Configurable up to 2 Mbit per second transfers
- Supports half duplex single data line mode for optical sensors
*2-channel 8-bit or 1-channel 16-bit capture timer registers.
Capture timer registers store both rising and falling edge times
- Two registers each for two input pins
- Separate registers for rising and falling edge capture
- Simplifies interface to RF inputs for wireless applications
*Internal low power wakeup timer during suspend mode
- Periodic wakeup with no external components
*Programmable interval timer interrupts
*Reduced RF emissions at 27 MHz and 96 MHz
*Watchdog timer (WDT)
*Low voltage detection with user selectable threshold voltages
*Improved output drivers to reduce EMI
*Operating voltage from 2.7V to 3.6V DC
*Operating temperature from 0–70°C
*Available in 24 and 40-pin PDIP, 24-pin SOIC, 24-pin QSOP and SSOP, 28-pin SSOP, and 48-pin SSOP
*Advanced development tools based on Cypress PSoC® tools
*Industry standard programmer support

Applications
The CY7C601xx and CY7C602xx are targeted for the following applications:
*PC wireless HID devices
- Mice (optomechanical, optical, trackball)
- Keyboards
- Presenter tools
*Gaming
- Joysticks
- Gamepad
*General purpose wireless applications
- Remote controls
- Barcode scanners
- POS terminal
- Consumer electronics
- Toys

CY7C602xx, CY7C60123-PVXC, CY7C60123-PXC, CY7C60113-PVXC,
CY7C60223-PXC, CY7C60223-SXC, CY7C60223-QXC

Trackback :: http://datasheetblog.com/trackback/2156

댓글을 달아 주세요 Comment

GENERAL DESCRIPTION
The W78E052C is an 8-bit microcontroller which can accommodate a wider frequency range with low power consumption. The instruction set for the W78E052C is fully compatible with the standard 8051. The W78E052C contains an 8K bytes Flash EPROM; a 256 bytes RAM; four 8-bit bi-directional and bit-addressable I/O ports; an additional 4-bit I/O port P4; three 16-bit timer/counters; a hardware watchdog timer and a serial port. These peripherals are supported by eight sources two-level interrupt capability. To facilitate programming and verification, the Flash EPROM inside the W78E052C allows the program memory to be programmed and read electronically. Once the code is confirmed, the user can protect the code for security.
The W78E052C microcontroller has two power reduction modes, idle mode and power-down mode, both of which are software selectable. The idle mode turns off the processor clock but allows for continued peripheral operation. The power-down mode stops the crystal oscillator for minimum power consumption. The external clock can be stopped at any time and in any state without affecting the processor.

FEATURES
*Fully static design 8-bit CMOS microcontroller
*Wide supply voltage of 4.5V to 5.5V
*256 bytes of on-chip scratchpad RAM
*8 KB On-chip Flash EPROM
*64 KB program memory address space
*64 KB data memory address space
*Four 8-bit bi-directional ports
*One extra 4-bit bit-addressable I/O port, additional INT2 / INT3 (available on 44-pin PLCC/QFP package)
*Three 16-bit timer/counters
*One full duplex serial port(UART)
*Watchdog Timer
*Eight sources, two-level interrupt capability
*EMI reduction mode
*Built-in power management
*Code protection mechanism
*Packages:
− Lead Free (RoHS) DIP 40: W78E052C40DL
− Lead Free (RoHS) PLCC 44: W78E052C40PL
− Lead Free (RoHS) PQFP 44: W78E052C40FL

W78E052C

Trackback :: http://datasheetblog.com/trackback/2106

댓글을 달아 주세요 Comment

General Description
The IMP6303 is a 4.0V power supply supervisor circuits optimized for lowpower microprocessor (μP), microcontroller (μC) and digital systems.
A reset signal is issued if the power supply voltage drops below a preset reset threshold and is asserted for at least 140ms after the supply has risen above the reset threshold. The IMP6303 has an active-low RESET output that is guaranteed to be in the correct state for VCC down to 1.1V.
The reset comparator is designed to ignore fast transients on VCC.
Low supply current makes the IMP6303 ideal for use in portable and battery operated equipment. The IMP6303 is available in a compact 3-pin SOT23, TO-92 and 5 pin SOT23-5 packages.

Features
*Monitor 4.0V supply
*140ms min. reset pulse width
*Active-low reset valid with 1.1V supply
*Small 3-pin SOT-23 package
*Small 3-pin TO-92 package
*Small 5-pin SOT-23-5 package
*No external components
*Specified over full temperature range
- –40°C to 105°C

Applications
*Embedded controllers
*Battery operated systems
*Intelligent instruments
*Wireless communication systems
*PDAs and handheld equipment

IMP6303JEUR-T

Trackback :: http://datasheetblog.com/trackback/2059

댓글을 달아 주세요 Comment

DESCRIPTION
The DS2251T is an 8051 compatible microcontroller module based on nonvolatile RAM technology. It is designed for systems that need large quantities of nonvolatile memory. Like other members of the Secure Microcontroller family, it provides full compatibility with the 8051 instruction set, timers, serial port, and parallel I/O ports. By using NVRAM instead of ROM, the user can program, then reprogram the microcontroller while in–system. The application software can even change its own operation. This allows frequent software upgrades, adaptive programs, customized systems, etc. In addition, by using NVRAM, the DS2251T is ideal for data logging applications. The powerful real time clock includes interrupts for time stamp and date. It keeps time to one hundredth of second using its on–board 32 KHz crystal.
The DS2251T provides the benefits of NVRAM without using I/O resources. Between 32K bytes and 128K bytes of on–board NVRAM are available. A non–multiplexed Byte–wide address and data bus is used for memory access. This bus, which is available at the connector, can perform all memory access and also provides decoded chip enables for off–board memory mapped peripherals. This leaves the 32 I/O port pins free for application use.
The DS2251T provides high–reliability operation in portable systems or systems with unreliable power. These features include the ability to save the operating state, Power–fail Reset, Power–fail Interrupt, and Watchdog Timer. All nonvolatile memory and resources are maintained for over 10 years at room temperature in the absence of power.
A user loads programs into the DS2251T via its on–chip Serial Bootstrap Loader. This function supervises the loading of software into NVRAM, validates it, then becomes transparent to the user. Software is stored in on–board CMOS SRAM. Using its internal Partitioning, the DS2251T can divide a common RAM into user selectable program and data segments. This Partition can be selected at program loading time, but can be modified anytime later. The microprocessor will decode memory access to the SRAM, access memory via its Byte–wide bus and write–protect the memory portion designated as program (ROM).

FEATURES
*8051 compatible microcontroller adapts to its task
– 32K, 64K, or 128K bytes of nonvolatile SRAM for program and/or data storage
– In–system programming via on–chip serial port
– Capable of modifying its own program or data memory in the end system
– Provides separate Byte–wide bus for peripherals
– Performs CRC–16 check of NVRAM memory
*High–reliability Operation
– Maintains all nonvolatile resources for over 10 years in the absence of power
– Power–fail reset
– Early Warning Power–fail Interrupt
– Watchdog Timer
– Lithium backed memory remembers system state
– Precision reference for power monitor
*Fully 8051 Compatible
– 128 bytes scratchpad RAM
– Two timer/counters
– On–chip serial port
– 32 parallel I/O port pins
*Permanently powered real time clock

DS2251T–32–16, DS2251T–64–16, DS2251T–128–16

Trackback :: http://datasheetblog.com/trackback/2028

댓글을 달아 주세요 Comment

GENERAL DESCRIPTION
The W78L051C is an 8-bit microcontroller which can accommodate a wide supply voltage range with low power consumption. The instruction set for the W78L051C is fully compatible with the standard 8051. The W78L051C contains an 4K bytes Flash EPROM; a 128 bytes RAM; four 8-bit bi-directional and bit-addressable I/O ports; an additional 4-bit I/O port P4; two 16-bit  imer/counters; a hardware watchdog timer and a serial port. These peripherals are supported by seven sources two-leve interrupt capability. To facilitate programming and verification, the Flash EPROM inside the W78L051C allows the program memory to be programmed and read electronically. Once the code is confirmed, the user can protect the code for security.
The W78L051C microcontroller has two power reduction modes, idle mode and power-down mode, both of which are software selectable. The idle mode turns off the processor clock but allows for continued peripheral operation. The power-down mode stops the crystal oscillator for minimum power consumption. The external clock can be stopped at any time and in any state without affecting the processor.

FEATURES
*Fully static design 8-bit CMOS microcontroller
*Wide supply voltage of 2.4V to 5.5V
*128 bytes of on-chip scratchpad RAM
*4 KB electrically erasable/programmable Flash EPROM
*64 KB program memory address space
*64 KB data memory address space
*Four 8-bit bi-directional ports
*One extra 4-bit bit-addressable I/O port, additional INT2 / INT3 (available on 44-pin PLCC/QFP package)
*Two 16-bit timer/counters
*One full duplex serial port (UART)
*Watchdog Timer
*seven sources, two-level interrupt capability
*EMI reduction mode
*Built-in power management
*Code protection mechanism
*Packages:
− Lead Free (RoHS) DIP 40: W78L051C24DL
− Lead Free (RoHS) PLCC 44: W78L051C24PL
− Lead Free (RoHS) PQFP 44: W78L051C24FL

W78L051C, W78L051C24DL, W78L051C24PL, W78L051C24FL

Trackback :: http://datasheetblog.com/trackback/1980

댓글을 달아 주세요 Comment

Description
TEMIC’s TSC87C51 is high performance CMOS EPROM version of the 80C51 CMOS single chip 8 bit microcontroller.
The fully static design of the TSC87C51 allows to reduce system power consumption by bringing the clock frequency down to any value, even DC, without loss of data.
The TSC87C51 retains all the features of the 80C51 with some enhancement: 4 K bytes of internal code memory (EPROM); 128 bytes of internal data memory (RAM); 32 I/O lines; two 16 bit timers; a 5-source, 2-level interrupt structure; a full duplex serial port with framing error detection; a power off flag; and an on-chip oscillator.
The TSC87C51 has 2 software-selectable modes of reduced activity for further reduction in power consumption. In the idle mode the CPU is frozen while the RAM, the timers, the serial port and the interrupt system continue to function. In the power down mode the RAM is saved and all other functions are inoperative.
The TSC87C51 is manufactured using non volatile SCMOS process which allows it to run up to:
- 33 MHz with VCC = 5 V ± 10%.
- 16 MHz with 2.7 V < VCC < 5.5 V.

Features
*4 Kbytes of EPROM
- Improved Quick Pulse programming algorithm
- Secret ROM by encryption
*128 bytes of RAM
*64 Kbytes program memory space
*64 Kbytes data memory space
*32 programmable I/O lines
*Two 16 bit timer/counters
*Programmable serial port with framing error detection
*Power control modes
*Two–level interrupt priority
*Fully static design
*0.8m SCMOS non volatile process
*ONCE Mode
*Enhanced Hooks system for emulation purpose
*Available temperature ranges:
- ommercial
- ndustrial
*Available packages:
- PDIP40 (OTP)
- PLCC44 (OTP)
- PQFP44 (OTP)
- CQPJ44 (UV erasable)
- CERDIP40 (UV erasable)

TSC87C51-12CAR, TSC87C51-16CAR, TSC87C51-20CAR, TSC87C51-25CAR, TSC87C51-33CAR, TSC87C51-L16CAR, TSC87C51-12IAR, TSC87C51-16IAR, TSC87C51-20IAR, TSC87C51-25IAR, TSC87C51-33IAR, TSC87C51-L16IAR, TSC87C51-12CBR, TSC87C51-16CBR, TSC87C51-20CBR, TSC87C51-25CBR, TSC87C51-33CBR, TSC87C51-L16CBR, TSC87C51-12IBR, TSC87C51-16IBR, TSC87C51-20IBR, TSC87C51-25IBR, TSC87C51-33IBR, TSC87C51-L16IBR, TSC87C51-12CCR, TSC87C51-16CCR, TSC87C51-20CCR, TSC87C51-25CCR, TSC87C51-33CCR, TSC87C51-L16CCR, TSC87C51-12ICR, TSC87C51-16ICR, TSC87C51-20ICR, TSC87C51-25ICR, TSC87C51-33ICR, TSC87C51-L16ICR, TSC87C51-12CDR, TSC87C51-16CDR, TSC87C51-20CDR, TSC87C51-25CDR, TSC87C51-33CDR, TSC87C51-L16CDR, TSC87C51-12IDR, TSC87C51-16IDR, TSC87C51-20IDR, TSC87C51-25IDR, TSC87C51-33IDR, TSC87C51-L16IDR, TSC87C51-12CER, TSC87C51-16CER, TSC87C51-20CER, TSC87C51-25CER, TSC87C51-33CER, TSC87C51-L16CER, TSC87C51-12IER, TSC87C51-16IER, TSC87C51-20IER, TSC87C51-25IER, TSC87C51-33IER, TSC87C51-L16IER, TSC87C51-12CFR, TSC87C51-16CFR, TSC87C51-20CFR, TSC87C51-25CFR, TSC87C51-33CFR, TSC87C51-L16CFR, TSC87C51-12IFR, TSC87C51-16IFR, TSC87C51-20IFR, TSC87C51-25IFR, TSC87C51-33IFR, TSC87C51-L16IFR, TSC87C51-12CGR, TSC87C51-16CGR, TSC87C51-20CGR, TSC87C51-25CGR. TSC87C51-33CGR, TSC87C51-L16CGR, TSC87C51-12IGR, TSC87C51-16IGR, TSC87C51-20IGR, TSC87C51-25IGR, TSC87C51-33IGR, TSC87C51-L16IGR, TSC87C51-12CHR, TSC87C51-16CHR, TSC87C51-20CHR, TSC87C51-25CHR, TSC87C51-33CHR, TSC87C51-L16CHR, TSC87C51-12IHR, TSC87C51-16IHR, TSC87C51-20IHR, TSC87C51-25IHR, TSC87C51-33IHR, TSC87C51-L16IHR, TSC87C51-12CIR, TSC87C51-16CIR, TSC87C51-20CIR, TSC87C51-25CIR, TSC87C51-33CIR, TSC87C51-L16CIR, TSC87C51-12IIR, TSC87C51-16IIR, TSC87C51-20IIR, TSC87C51-25IIR, TSC87C51-33IIR, TSC87C51-L16IIR, TSC87C51-12CJR, TSC87C51-16CJR, TSC87C51-20CJR, TSC87C51-25CJR, TSC87C51-33CJR, TSC87C51-L16CJR, TSC87C51-12IJR, TSC87C51-16IJR, TSC87C51-20IJR, TSC87C51-25IJR, TSC87C51-33IJR, TSC87C51-L16IJR, TSC87C51-12CKR, TSC87C51-16CKR, TSC87C51-20CKR, TSC87C51-25CKR, TSC87C51-33CKR, TSC87C51-L16CKR, TSC87C51-12IKR, TSC87C51-16IKR, TSC87C51-20IKR, TSC87C51-25IKR, TSC87C51-33IKR, TSC87C51-L16IKR, TSC87C51-12CAD, TSC87C51-16CAD, TSC87C51-20CAD, TSC87C51-25CAD, TSC87C51-33CAD, TSC87C51-L16CAD, TSC87C51-12IAD, TSC87C51-16IAD, TSC87C51-20IAD, TSC87C51-25IAD, TSC87C51-33IAD, TSC87C51-L16IAD, TSC87C51-12CBD, TSC87C51-16CBD, TSC87C51-20CBD, TSC87C51-25CBD, TSC87C51-33CBD, TSC87C51-L16CBD, TSC87C51-12IBD, TSC87C51-16IBD, TSC87C51-20IBD, TSC87C51-25IBD, TSC87C51-33IBD, TSC87C51-L16IBD, TSC87C51-12CCD, TSC87C51-16CCD, TSC87C51-20CCD, TSC87C51-25CCD, TSC87C51-33CCD, TSC87C51-L16CCD, TSC87C51-12ICD, TSC87C51-16ICD, TSC87C51-20ICD, TSC87C51-25ICD, TSC87C51-33ICD, TSC87C51-L16ICD, TSC87C51-12CDD, TSC87C51-16CDD, TSC87C51-20CDD, TSC87C51-25CDD, TSC87C51-33CDD, TSC87C51-L16CDD, TSC87C51-12IDD, TSC87C51-16IDD, TSC87C51-20IDD, TSC87C51-25IDD, TSC87C51-33IDD, TSC87C51-L16IDD, TSC87C51-12CED, TSC87C51-16CED, TSC87C51-20CED, TSC87C51-25CED, TSC87C51-33CED, TSC87C51-L16CED, TSC87C51-12IED, TSC87C51-16IED, TSC87C51-20IED, TSC87C51-25IED, TSC87C51-33IED, TSC87C51-L16IED, TSC87C51-12CFD, TSC87C51-16CFD, TSC87C51-20CFD, TSC87C51-25CFD, TSC87C51-33CFD, TSC87C51-L16CFD, TSC87C51-12IFD, TSC87C51-16IFD, TSC87C51-20IFD, TSC87C51-25IFD, TSC87C51-33IFD, TSC87C51-L16IFD, TSC87C51-12CGD, TSC87C51-16CGD, TSC87C51-20CGD, TSC87C51-25CGD, TSC87C51-33CGD, TSC87C51-L16CGD, TSC87C51-12IGD, TSC87C51-16IGD, TSC87C51-20IGD, TSC87C51-25IGD, TSC87C51-33IGD, TSC87C51-L16IGD, TSC87C51-12CHD, TSC87C51-16CHD, TSC87C51-20CHD, TSC87C51-25CHD, TSC87C51-33CHD, TSC87C51-L16CHD, TSC87C51-12IHD, TSC87C51-16IHD, TSC87C51-20IHD, TSC87C51-25IHD, TSC87C51-33IHD, TSC87C51-L16IHD, TSC87C51-12CID, TSC87C51-16CID, TSC87C51-20CID, TSC87C51-25CID, TSC87C51-33CID, TSC87C51-L16CID, TSC87C51-12IID, TSC87C51-16IID, TSC87C51-20IID, TSC87C51-25IID, TSC87C51-33IID, TSC87C51-L16IID, TSC87C51-12CJD, TSC87C51-16CJD, TSC87C51-20CJD, TSC87C51-25CJD, TSC87C51-33CJD, TSC87C51-L16CJD, TSC87C51-12IJD, TSC87C51-16IJD, TSC87C51-20IJD, TSC87C51-25IJD, TSC87C51-33IJD, TSC87C51-L16IJD, TSC87C51-12CKD, TSC87C51-16CKD, TSC87C51-20CKD, TSC87C51-25CKD, TSC87C51-33CKD, TSC87C51-L16CKD, TSC87C51-12IKD, TSC87C51-16IKD, TSC87C51-20IKD, TSC87C51-25IKD, TSC87C51-33IKD, TSC87C51-L16IKD, TSC87C51-12CAB, TSC87C51-16CAB, TSC87C51-20CAB, TSC87C51-25CAB, TSC87C51-33CAB, TSC87C51-L16CAB, TSC87C51-12IAB, TSC87C51-16IAB, TSC87C51-20IAB, TSC87C51-25IAB, TSC87C51-33IAB, TSC87C51-L16IAB, TSC87C51-12CBB, TSC87C51-16CBB, TSC87C51-20CBB, TSC87C51-25CBB, TSC87C51-33CBB, TSC87C51-L16CBB, TSC87C51-12IBB, TSC87C51-16IBB, TSC87C51-20IBB, TSC87C51-25IBB, TSC87C51-33IBB, TSC87C51-L16IBB, TSC87C51-12CCB, TSC87C51-16CCB, TSC87C51-20CCB, TSC87C51-25CCB, TSC87C51-33CCB, TSC87C51-L16CCB, TSC87C51-12ICB, TSC87C51-16ICB, TSC87C51-20ICB, TSC87C51-25ICB, TSC87C51-33ICB, TSC87C51-L16ICB, TSC87C51-12CDB, TSC87C51-16CDB, TSC87C51-20CDB, TSC87C51-25CDB, TSC87C51-33CDB, TSC87C51-L16CDB, TSC87C51-12IDB, TSC87C51-16IDB, TSC87C51-20IDB, TSC87C51-25IDB, TSC87C51-33IDB, TSC87C51-L16IDB, TSC87C51-12CEB, TSC87C51-16CEB, TSC87C51-20CEB, TSC87C51-25CEB, TSC87C51-33CEB, TSC87C51-L16CEB, TSC87C51-12IEB, TSC87C51-16IEB, TSC87C51-20IEB, TSC87C51-25IEB, TSC87C51-33IEB, TSC87C51-L16IEB, TSC87C51-12CFB, TSC87C51-16CFB, TSC87C51-20CFB, TSC87C51-25CFB, TSC87C51-33CFB, TSC87C51-L16CFB, TSC87C51-12IFB, TSC87C51-16IFB, TSC87C51-20IFB, TSC87C51-25IFB, TSC87C51-33IFB, TSC87C51-L16IFB, TSC87C51-12CGB, TSC87C51-16CGB, TSC87C51-20CGB, TSC87C51-25CGB, TSC87C51-33CGB, TSC87C51-L16CGB, TSC87C51-12IGB, TSC87C51-16IGB, TSC87C51-20IGB, TSC87C51-25IGB, TSC87C51-33IGB, TSC87C51-L16IGB, TSC87C51-12CHB, TSC87C51-16CHB, TSC87C51-20CHB, TSC87C51-25CHB, TSC87C51-33CHB, TSC87C51-L16CHB, TSC87C51-12IHB, TSC87C51-16IHB, TSC87C51-20IHB, TSC87C51-25IHB, TSC87C51-33IHB, TSC87C51-L16IHB, TSC87C51-12CIB, TSC87C51-16CIB, TSC87C51-20CIB, TSC87C51-25CIB, TSC87C51-33CIB, TSC87C51-L16CIB, TSC87C51-12IIB, TSC87C51-16IIB, TSC87C51-20IIB, TSC87C51-25IIB, TSC87C51-33IIB, TSC87C51-L16IIB, TSC87C51-12CJB, TSC87C51-16CJB, TSC87C51-20CJB, TSC87C51-25CJB, TSC87C51-33CJB, TSC87C51-L16CJB, TSC87C51-12IJB, TSC87C51-16IJB, TSC87C51-20IJB, TSC87C51-25IJB, TSC87C51-33IJB, TSC87C51-L16IJB, TSC87C51-12CKB, TSC87C51-16CKB, TSC87C51-20CKB, TSC87C51-25CKB, TSC87C51-33CKB, TSC87C51-L16CKB, TSC87C51-12IKB, TSC87C51-16IKB, TSC87C51-20IKB, TSC87C51-25IKB, TSC87C51-33IKB, TSC87C51-L16IKB

Trackback :: http://datasheetblog.com/trackback/1976

댓글을 달아 주세요 Comment