General description
The HEF4020B is a 14-stage binary counter with a clock input (CP), an overriding asynchronous master reset input (MR) and twelve fully buffered outputs (Q0, and Q3 to Q13). The counter advances on the HIGH to LOW transition of CP. A HIGH on MR clears all counter stages and forces all outputs LOW, independent of the state of CP. Each counter stage is a static toggle flip-flop. A feature of the device is its high speed (typ. 35 MHz at VDD = 15 V).
It operates over a recommended VDD power supply range of 3 V to 15 V referenced to VSS (usually ground). Unused inputs must be connected to VDD, VSS, or another input. It is also suitable for use over the full industrial (-40 °C to +85 °C) temperature range.

Features
*High speed operation
*Fully static operation
*5 V, 10 V, and 15 V parametric ratings
*Standardized symmetrical output characteristics
*Operates across the full industrial temperature range -40 °C to +85 °C
*Complies with JEDEC standard JESD 13-B
*ESD protection:
-HBM JESD22-A114E exceeds 2000 V
-MM JESD22-A115-A exceeds 200 V

Applications
*Industrial

HEF4020BP, HEF4020BT

Trackback :: http://datasheetblog.com/trackback/2627

댓글을 달아 주세요 Comment

Description
The ICM7216A and ICM7216B are fully integrated Timer Counters with LED display drivers. They combine a high frequency oscillator, a decade timebase counter, an 8-decade data counter and latches, a 7-segment decoder, digit multiplexers and 8 segment and 8 digit drivers which directly drive large multiplexed LED displays. The counter inputs have a maximum frequency of 10MHz in frequency and unit counter modes and 2MHz in the other modes. Both inputs are digital inputs. In many applications, amplification and level shifting will be required to obtain proper digital signals for these inputs.
The ICM7216A and ICM7216B can function as a frequency counter, period counter, frequency ratio (fA/fB) counter, time interval counter or as a totalizing counter. The counter uses either a 10MHz or 1MHz quartz crystal timebase. For period and time interval, the 10MHz timebase gives a 0.1ms resolution. In period average and time interval average, the resolution can be in the nanosecond range. In the frequency mode, the user can select accumulation times of 0.01s, 0.1s, 1s and 10s. With a 10s accumulation time, the frequency can be displayed to a resolution of 0.1Hz in the least significant digit. There is 0.2s between measurements in all ranges.
The ICM7216D functions as a frequency counter only, as described above.
All versions of the ICM7216 incorporate leading zero blanking. Frequency is displayed in kHz. In the ICM7216A and ICM7216B, time is displayed in ms. The display is multiplexed at 500Hz with a 12.2% duty cycle for each digit.
The ICM7216A is designed for common anode displays with typical peak segment currents of 25mA. The ICM7216B and ICM7216D are designed for common cathode displays with typical peak segment currents of 12mA. In the display off mode, both digit and segment drivers are turned off, enabling the display to be used for other functions.

Features
*Functions as a Frequency Counter (DC to 10MHz)
*Four Internal Gate Times: 0.01s, 0.1s, 1s, 10s in Frequency Counter Mode
*Directly Drives Digits and Segments of Large Multiplexed LED Displays (Common Anode and Common Cathode Versions)
*Single Nominal 5V Supply Required
*Highly Stable Oscillator, Uses 1MHz or 10MHz Crystal
*Internally Generated Decimal Points, Interdigit Blanking, Leading Zero Blanking and Overflow Indication
*Display Off Mode Turns Off Display and Puts Chip Into Low Power Mode
*Hold and Reset Inputs for Additional Flexibility

ICM7216AlJl, ICM7216BlPl, ICM7216DlPl, ICM7216B, ICM7216D

Trackback :: http://datasheetblog.com/trackback/2055

댓글을 달아 주세요 Comment

Introduction
 The PCIB40 is an 8-bit ISA bus add-on board providing 40 channels of digital I/O and three 16 bit counter/timers.
The digital I/O is organised into 5 groups of 8 bits. Each I/O channel may be configured as an input or an output.
The board also includes the facility to define the powerup/reset state of a group of output bits.
This is extremely useful in ensuring the safe start-up of a PC-controlled system.
The 3 counter/timers are implemented using the industry-standard 8254 device.
One timer can be used as a periodic interrupt generator while the other two timers can be connected to external signals for frequency measurement and pulse generation.
The D-50 I/O connector conforms to Arcom’s standard Signal Conditioning System (SCS) and may be used to drive a range of Signal Conditioning Boards (SCB); see Arcom’s PCbus catalogue for more details.

Features
* CE compliant design
* 40-channel digital I/O
* Three 16-bit counter/timers with max count rate (input and output) 1MHz
* Compact I/O addressing scheme (link selectable base address)
* Link-selectable interrupt options (IRQ2,3,4,5,7)
* Each channel has a current sink capability of 24mA @ 0.45V and source current of 500mA @ 2.7V
* Bit programmable for input or output
* Group selection of powerup/reset state.
* Board access LED (for all decoded addresses)
* User controlled LED
* 8-bit bus interface
* I/O connector conforms to Arcom Signal Conditioning System (SCS)
* Operating temperature range, +5°C to +55°C
* Power consumption from the host, max 300mA @ +5V
* MTBF: 477,000 hours (using generic figures from MIL-HDBK-217F at ground benign)

Trackback :: http://datasheetblog.com/trackback/1614

댓글을 달아 주세요 Comment

FEATURES
* Provides a single chip solution for energy meters with a mechanical display
* No external crystal or resonator required
* Precision on chip oscillator (<60ppm/°C drift)
* Direct stepper motor/impulse counter drive
* Calibration and setup stored on external EEPROM - no trimpots required
* Flexible programmable features
* Unidirectional and bi-directional power and energy measurement
* Can measureACorDCenergy.
* Meets the IEC 61036 Specification for Class 1 AC Watt hour meters
* Less than1%error over a dynamic range of 1:1000
* Protected againstESD
* Total power consumption rating below30mW
* Adaptable to different types of sensors
* Operates over a wide temperature range
* Precision voltage reference on-chip (<100ppm/°C drift)

DESCRIPTION
The SAMES SA2002P provides a single chip solution for single phase mechanical counter based energy meters. A precision oscillator, that replaces an external crystal is integrated on chip.
The SA2002P does not require any external trim-pots. All required calibration and configuration data is read from a small external EEPROM. The data stored in the EEPROM consists of direction mode (unidirectional or bidirectional), calibration data, meter rated conditions, LED pulse rate, counter pulse width, counter resolution and creep threshold.
A programmable high frequency pulse output is available on the LED output for meter calibration purposes.
The SA2002P single phase kWh metering integrated circuit generates a pulse rate with a frequency proportional to the power consumption. The SA2002P performs active power measurement and takes the power factor into account.
The SA2002P integrated circuit is available in 16 pin dual-inline plastic (PDIP16) and small outline (SOIC16) package types.

SA2002PPA
SA2002PSA
TAG Counter, ic

Trackback :: http://datasheetblog.com/trackback/1414

댓글을 달아 주세요 Comment

The MC14024B is a 7−stage ripple counter with short propagation delays and high maximum clock rates. The Reset input has standard noise immunity, however the Clock input has increased noise immunity due to Hysteresis. The output of each counter stage is buffered.

Features
• Diode Protection on All Inputs
• Output Transitions Occur on the Falling Edge of the Clock Pulse
• Supply Voltage Range = 3.0 Vdc to 18 Vdc
• Capable of Driving Two Low−power TTL Loads or One Low−power Schottky TTL Load Over the Rated Temperature Range
• Pin−for−Pin Replacement for CD4024B
• Pb−Free Packages are Available

MC14024BCP MC14024BCPG MC14024BD MC14024BDG MC14024BDR2 MC14024BDR2G
MC14024BFEL MC14024BFELG

Trackback :: http://datasheetblog.com/trackback/588

댓글을 달아 주세요 Comment

The SN54/74LS90, SN54/74LS92 and SN54/74LS93 are high-speed 4-bit ripple type counters partitioned into two sections. Each counter has a divide- by-two section and either a divide-by-five (LS90), divide-by-six (LS92) or divide-by-eight (LS93) section which are triggered by a HIGH-to-LOW transition on the clock inputs. Each section can be used separately or tied together Q to CP) to form BCD, bi-quinary, modulo-12, or modulo-16 counters. All of the counters have a 2-input gated Master Reset (Clear), and the LS90 also has a 2-input gated Master Set (Preset 9).


* Low Power Consumption . . . Typically 45 mW
* High Count Rates . . . Typically 42 MHz
* Choice of Counting Modes . . . BCD, Bi-Quinary, Divide-by-Twelve, Binary
* Input Clamp Diodes Limit High Speed Termination Effects

SN54LS90 SN74LS90 SN54LS92 SN74LS92 SN54LS93 SN74LS93

Trackback :: http://datasheetblog.com/trackback/489

댓글을 달아 주세요 Comment

The MC14060B is a 14–stage binary ripple counter with an on–chip oscillator buffer. The oscillator configuration allows design of either RC or crystal oscillator circuits. Also included on the chip is a reset function which places all outputs into the zero state and disables the oscillator. A negative transition on Clock will advance the counter to the next state. Schmitt trigger action on the input line permits very slow input rise and fall times. Applications include time delay circuits, counter controls, and frequency dividing circuits.
• Fully static operation
• Diode Protection on All Inputs
• Supply Voltage Range = 3.0 V to 18 V
• Capable of Driving Two Low–power TTL Loads or One Low–power Schottky TTL Load Over the Rated Temperature Range
• Buffered Outputs Available from Stages 4 Through 10 and 12 Through 14
• Common Reset Line
• Pin–for–Pin Replacement for CD4060B

MC14060BCP MC14060BD MC14060BDR2 MC14060BDT MC14060BDTR2 MC14060BF MC14060BFEL
TAG Counter

Trackback :: http://datasheetblog.com/trackback/396

댓글을 달아 주세요 Comment

Features
• Fully Static Operation
• Buffered Inputs
• Common Reset
• Negative-Edge Clocking
• Typical fMAX = 60 MHz at VCC = 5V, CL = 15pF, TA = 25oC
• Fanout (Over Temperature Range)
- Standard Outputs . . . . . . . . . . . . . . . 10 LSTTL Loads
- Bus Driver Outputs . . . . . . . . . . . . . 15 LSTTL Loads
• Wide Operating Temperature Range . . . -55oC to 125oC
• Balanced Propagation Delay and Transition Times
• Significant Power Reduction Compared to LSTTL Logic ICs
• HC Types
- 2V to 6V Operation
- High Noise Immunity: NIL = 30%, NIH = 30%of VCC at VCC = 5V
• HCT Types
- 4.5V to 5.5V Operation
- Direct LSTTL Input Logic Compatibility, VIL= 0.8V (Max), VIH = 2V (Min)
- CMOS Input Compatibility, Il £ 1mA at VOL, VOH

Description
The Harris CD74HC393 and CD74HCT393 are 4-stage ripple-carry binary counters. Al counter stages are masterslave flip-flops. The state of the stage advances one count on the negative transition of each clock pulse; a high voltage level on the MR line resets all counters to their zero state. All inputs and outputs are buffered.

CD74HCT393 CD74HC393E CD74HCT393E
TAG CMOS, Counter

Trackback :: http://datasheetblog.com/trackback/246

댓글을 달아 주세요 Comment

DESCRIPTION
The SN54/74LS192 is an UP/DOWN BCD Decade (8421) Counter and the SN54/74LS193 is an UP/DOWN MODULO-16 Binary Counter. Separate Count Up and Count Down Clocks are used and in either counting mode the circuits operate synchronously. The outputs change state synchronous with the LOW-to-HIGH transitions on the clock inputs. Separate Terminal Count Up and Terminal Count Down outputs are provided which are used as the clocks for a subsequent stages without extra logic, thus simplifying multistage counter designs. Individual preset inputs
allow the circuits to be used as programmable counters. Both the Parallel Load (PL) and the Master Reset (MR) inputs asynchronously override the clocks.

FEATURES
• Low Power . . . 95 mW Typical Dissipation
• High Speed . . . 40 MHz Typical Count Frequency
• Synchronous Counting
• Asynchronous Master Reset and Parallel Load
• Individual Preset Inputs
• Cascading Circuitry Internally Provided
• Input Clamp Diodes Limit High Speed Termination Effects

SN74LS192 SN54LS193 SN74LS193
TAG Counter

Trackback :: http://datasheetblog.com/trackback/218

댓글을 달아 주세요 Comment

General description
The 74HC4040; 74HCT4040 are high-speed Si-gate CMOS devices and are pin compatible with the HEF4040B series. They are specified in compliance with JEDEC standard no. 7A.
The 74HC4040; 74HCT4040 are 12-stage binary ripple counters with a clock input (CP),
an overriding asynchronous master reset input (MR) and twelve parallel outputs (Q0 to
Q11). The counter advances on the HIGH-to-LOW transition of CP. A HIGH on MR clears all counter stages and forces all outputs LOW, independent of the state of CP. Each counter stage is a static toggle flip-flop.

Features
- Multiple package options
- Complies with JEDEC standard no. 7A
- ESD protection:
  - HBM JESD22-A114-C exceeds 2000 V
  - MM JESD22-A115-A exceeds 200 V
- Specified from -40 °C to +85 °C and from -40 °C to +125 °C

74HCT4040 74HCT4040DB 74HCT4040PW 74HCT4040BQ
TAG Counter

Trackback :: http://datasheetblog.com/trackback/195

댓글을 달아 주세요 Comment