GENERAL DESCRIPTION
The CAM35C44 with IrDA v1.1 (4Mbps) and Consumer IR support incorporates SMSC’s
advanced Infrared Communications Controller (IrCC 2.0), a 16C550A-compatible UART,
Multiple Host Interface options, flexible Address Decoding and up to five General Purpose I/Os.
The CAM35C44 also features sophisticated power control circuitry to support multiple power
down modes, an on-chip 24MHz crystal oscillator, and 12mA host bus drivers.
The CAM35C44 is particularly suited for 3.3v battery-powered systems.

FEATURES
*Mixed Voltage Support
-Supports 3.3V Operation
-Supports Mixed Internal 3.3V
 Operation with 3.3V/5V External
 Configuration
*Intelligent Auto Power Management
-Supports Multiple Power Down
 Modes
*Serial Port
-High Speed NS16C550A Compatible
 UART with 16-Byte Send/Receive FIFOs
-Programmable Baud Rate Generator
*Infrared Port
-Multi-Protocol Infrared Interface
-128-Byte Data FIFO
-IrDA 1.1 Compliant (up to 4Mbps)
-Consumer IR
-SHARP ASK IR
-Programmed I/O and DMA Options
*Up to 5 General Purpose I/O Pins
*Programmable Multi-Protocol Host Interface
-ISA-Style 5 Bit Address and 8 Bit Data Bus
-IOCHRDY and No Wait State Support for Fast IR
-Non-ISA 8 Bit Multiplexed Address/Data Bus
-Programmable Read/Write Interface
-One 8 Bit DMA Channel
-One Programmable IRQ
-Chip Select
-Multihost Interface Support Includes
 Hitachi and Mitsubishi
 Microcontrollers
*24MHz Crystal Oscillator
-Supports Internal or External Clock Source
*48 Pin TQFP Package
TAG Camera, FR

Trackback :: http://datasheetblog.com/trackback/1902

댓글을 달아 주세요 Comment

Description
 The IS-5114 is a highly integrated solution for dual-mode digital still-image and video cameras. It combines a number of functions that are required in such devices, including the following:
* The device is based on an ARM946ES microprocessor whose function is to control the entire
system, to capture and play back audio, and to multiplex compressed video and audio into a
single bit stream that can be delivered to the main CPU.
Most computationally-intensive functions are implemented in hardware which can be programmed according to user specifications, thus allowing the ARM® processor to be free for other user-defined functions such as advanced image and multimedia processing.
The processor has 8 KB + 8 KB of internal instruction/data cache which helps it to operate efficiently and use minimal DDR SDRAM bandwidth.
* The device supports imager sizes of up to 16 megapixels.
It accepts both Bayer RGB and CCIR-656 interfaces, which cover all possible CCD and CMOS sensors.
It supports progressive as well as interlaced (up to 4 fields) imagers, including the special readout modes of progressive VGA CCD imagers.
The device also supports a programmable delay on the external imager clock so that the highest quality images can be captured.
* The device has a high-performance still-image and video image processing block that
performs all the necessary functions to convert the image/video data to a format that can be
compressed in either JPEG or MPEG formats, as well as deliver image data to the LCD controller for a live view.
This block performs gain control, color recovery, Gamma correction, image enhancement, image correction, scaling, rotation, and conversion to the YC format.
All those functions have been implemented in the hardware to achieve the required performance
at very low power consumption figures.
In addition, there is a hardware block that collects statistics on the imager for auto-exposure (AE) and auto-white balancing (AWB) algorithms.
Those AE/AWB algorithms are performed in the embedded ARM9 CPU to allow customization of the application.
The current architecture also has the appropriate interfaces and sufficient performance to support a strobe-type flash light, as well as dark frame subtraction for low-level light conditions.
* The device has numerous display capabilities.
It has an integrated video encoder (double sampling) and two 10-bit video DACs running at up to 27 MHz to support direct display to high-definition TVs and projectors.
The device also has a 24-bit RGB output to interface to flat-panel TVs (LCDs and Plasma) at different VESA rates up to XGA (1024 x 768) resolution.
It supports both square pixel and CCIR-type formats and can display in NTSC or PAL mode
with the same crystal.
It also has an integrated LCD controller which can interface directly to various LCDs.
It directly supports a variety of LCD panels from Epson, Casio, AU, and Toppoly without the need for external ICs.
Finally, it has a digital video output interface which can supply composite, 8-bit YC (CCIR-656), 16-bit YC, RGB 565, or component (Y/Pr/Pb) formats.
* The device has a high-performance image scaler that can perform up and down scaling at
floating point resolutions.
* For video applications, a hardware video codec is included that supports MPEG-4 Simple
Profile (encode and decode) and Advanced Simple Profile (encode only) communication at
up to 30 fps VGA resolution.
The hardware video engine is a pipelined architecture which is also flexible enough to support JPEG compression/decompression, H.263, MPEG-2 encode(I/P frames) at 30 fps VGA, and MPEG-1 encode/decode at 24 fps VGA (I frames only).
The video codec can also be used to record and play back video clips including those taken from other digital cameras and mobile phones.
All performance figures are for half duplex operation.
Full duplex is possible, but the performance has not been characterized.
* The device utilizes a unified memory architecture using the DDR-SDRAM to capture, process, and play back images and video as well as to store program code and variables.
It supports SDRAM configurations of up to 1 gigabit.
* The device supports all Flash cards, including Multimedia Card (MMC), Secure Digital (SD),
Memory Stick Pro, SSFDC/SmartMedia/NAND Flash, and CompactFlash.
The Flash card interfaces can support read/write operations at the maximum speeds specified by the Flash cards.
* The device has an ATA/IDE controller with UDMA capability to stream video directly to hard
drives or CompactFlash devices.
* A static memory controller is included that supports up to eight 16 MB devices such as Flash,
SRAM, or other memory-mapped peripherals.
Both 8-bit and16-bit data buses are supported, with data accesses of up to 32 bits.
The number of wait states, and setup, hold, and data float times are programmable on a per device (chip select) basis.
* A general-purpose 10-bit 96 kHz DAC is available.
It can be used to control camera components such as the iris, shutter motor, lens motor, flash bulb, or AGC gain. It can also be used to drive audio output.
* A general-purpose 10-bit, 96 kHz ADC is available.
This ADC has four input channels, which can be used for such things as battery level checking, photo detection, focus sensing, or audio capture.
* The I2S- and AC’97-compatible audio data interface allows the device to connect with an
external stereo ADC/DAC to capture or play back voice or audio.
The device can encode captured audio in various popular formats, and can package it in the same bit stream as the video or inside compressed JPEG pictures.
It can also play back stand-alone audio such as MP3 files, or audio embedded in MPEG bit streams.
* The USB 2.0 high-speed slave controller can be used to connect to a PC for efficient downloading of captured images to the PC.
The USB 2.0 full-speed host controller allows the device to connect directly to printers and other slave devices.
* An IEEE 1394 link layer interface allows the device to stream video (compressed or uncompressed) to other devices.
* Two USART interfaces are included for serial communication.
They support standard baud rates of up to 460.8 kbps or non-standard rates of up to 4.875 Mbps in asynchronous mode.
They support rates of up to 19.5 Mbps in synchronous mode.
* The Serial Peripheral Interface (SPI) is used to boot from an external EEPROM.
Once the boot code is loaded inside the program memory, the CPU can download its code from any peripheral supported by the device, including non-volatile storage media.
With four chip select pins, the SPI can also be used to control other external devices at speeds of up to 24 Mbps.
* Three 16-bit and three 32-bit general-purpose timers are included which can be used to
generate interrupts to the internal CPU.
The 16-bit timers can also generate waveforms on their associated pins via pulse-width modulation (PWM) or other techniques.
They can also monitor and count external events on these pins.
* A dedicated watchdog timer is available which can provide an interrupt, an event on an external pin, or a reset to the internal CPU in the event that software is not responding as
expected.
Write access to the watchdog is protected by control access keys to prevent corruption of the watchdog should an error condition occur.
* A real-time clock is provided to keep track of the time.
It operates on its own power supplies, so the clock can keep running with very low power consumption even if the rest of the chip is unpowered.
Two pins are provided to control system power switching.
* The device provides a keyboard interface that can monitor up to 25 buttons.
* The device provides up to 8 external interrupt pins, depending on the system configuration,
which can be handled by the interrupt controller as either edge or level sensitive.
* Up to 130 pins can also be configured as GPIOs, depending on the system application.
* During normal operation, the power consumption may be minimized by disabling the clock of
any internal module that is not in use.
In order to further reduce power consumption, the main CPU clock can be divided to run at a slower speed.
In order to minimize power consumption when the device is not in use, a “sleep mode” is available that halts the operation of all logic and shuts down the oscillators and PLLs.
Recovery from the sleep mode occurs via the WKP (“wake-up”) pin, at which time the device begins execution from its previous state.

Features
* Advanced Processor for Dual-mode Digital Still Cameras and Video Recorders
* Supports Personal Video Recording Applications
* ARM946E-S™ Core with Enhanced DSP Capability for A/V Processing and System Control Functions, 8 KBytes Each for Instruction/Data Cache, Runs up to 96 MHz
* Supports Progressive and Interlaced CCD Imagers (up to 4 Fields)
* Image Processing Functions for CCD/CMOS Imagers
* Image Scaling and Rotation Hardware
* Video Encoder with Two DACs and Line Drivers for Composite or S-Video NTSC/PAL TV
* Digital Video Outputs Include: Composite, 16/8-bit YC (CCIR-656), RGB 565, 24-bit RGB, Component (Y/Pr/Pb), VESA up to XGA Resolutions
* Direct Interface to Casio, Epson, AU, and Toppoly LCDs
* Encodes/Decodes Images and Video: Baseline JPEG, MPEG-1 at 24 fps VGA, MPEG-4 at 30 fps VGA (Performance Figures are for Half Duplex)
* DDR SDRAM Interface Supports from 128 Mbits to 1 Gbit
* Unified Memory Architecture (Entire Program and Data Stored in DDR SDRAM)
* Support for All Flash Card Interfaces (MMC/SD, Memory Stick Pro™, SSFDC/SmartMedia, CompactFlash®)
* ATA/IDE Controller
* Static Memory Controller (Flash/SRAM) Supports up to Eight 16 MB Devices
* One DAC for Camera Control Functions and Audio Output
* Four ADC Channels for Monitoring Camera Analog Inputs (Audio, Switches, etc.)
* Audio Data Interface for Connection to External Stereo ADC/DAC
* USB 2.0 High-speed Slave and Full-speed Host Controllers for PC Camera and Printing Applications
* IEEE 1394 Link Layer Interface
* Two USART Interfaces and a Serial Peripheral Interface (SPI) for Loading Boot Code and Controlling Camera Components
* Six General-purpose Timers for Waveform Generation (PWM, etc.) and Event Monitoring
* Programmable Watchdog Timer and Real-time Clock
* Keyboard Interface Supports up to 25 Buttons
* Up to 8 External Interrupts and up to 130 Pins Configurable as General-purpose I/Os
* 280-ball BGA Package, 1.8V Core, and 1.8 to 3.3V I/O Operation

Trackback :: http://datasheetblog.com/trackback/1593

댓글을 달아 주세요 Comment

Description
 The ICX419AKB is an interline CCD solid-state image sensor suitable for PAL color video cameras with a diagonal 8mm (Type 1/2) system. Compared with the current product ICX039DNB, basic characteristics such as sensitivity, smear, dynamic range and S/N are improved drastically.

  This chip features a field period readout system and an electronic shutter with variable charge-storage time. Also, this outline is miniaturized by using original package. This chip is compatible with the pins of the ICX039DNB and has the same drive conditions..

Features
• High sensitivity (+6.0dB compared with the ICX039DNB)
• Low smear (–5.0dB compared with the ICX039DNB)
• High D range (+3.0dB compared with the ICX039DNB)
• High S/N
• High resolution and low dark current
• Excellent antiblooming characteristics
• Ye, Cy, Mg, and G complementary color mosaic filters on chip
• Continuous variable-speed shutter
• Substrate bias: Adjustment free (external adjustment also possible with 6 to 14V)
• Reset gate pulse: 5Vp-p adjustment free (drive also possible with 0 to 9V)
• Horizontal register: 5V drive
• Maximum package dimensions: φ13.2mm

Device Structure
• Interline CCD image sensor
• Optical size: Diagonal 8mm (Type 1/2)
• Number of effective pixels: 752 (H) × 582 (V) approx. 440K pixels
• Total number of pixels: 795 (H) × 596 (V) approx. 470K pixels
• Chip size: 7.40mm (H) × 5.95mm (V)
• Unit cell size: 8.6µm (H) × 8.3µm (V)
• Optical black: Horizontal (H) direction: Front 3 pixels, rear 40 pixels
Vertical (V) direction: Front 12 pixels, rear 2 pixels
• Number of dummy bits: Horizontal 22
Vertical 1 (even fields only)
• Substrate material: Silicon

Trackback :: http://datasheetblog.com/trackback/648

댓글을 달아 주세요 Comment