The EM488M3244LBA is Synchronous Dynamic Random Access Memory (SDRAM) organized as 2Meg words x 4 banks by 32 bits. All inputs and outputs are synchronized with the positive edge of the clock.
The 256Mb SDRAM uses synchronized pipelined architecture to achieve high speed data transfer rates and is designed to operate at 1.8V low power memory system. It also provides auto refresh with power saving / down mode. All inputs and outputs voltage levels are compatible with LVCMOS.
Available packages: TFBGA-90B(13mmx8mm).

*Fully Synchronous to Positive Clock Edge
*Single 1.8V ±0.1V Power Supply
*LVCMOS Compatible with Multiplexed Address
*Programmable Burst Length (B/L) - 1, 2, 4, 8 or Full Page
*Programmable CAS Latency (C/L) - 2 or 3
*Data Mask (DQM) for Read / Write Masking
*Programmable Wrap Sequence
– Sequential (B/L = 1/2/4/8/full Page)
– Interleave (B/L = 1/2/4/8)
*Burst Read with Single-bit Write Operation
*All Inputs are Sampled at the Rising Edge of the System Clock
*Auto Refresh and Self Refresh
*4,096 Refresh Cycles / 64ms (15.625us)
*Programmable Driver Strength Control
–1/2, 1/4 of Full Strength

EM481M3244LBA-7FE, EM482M3244LBA-7FE, EM484M3244LBA-7FE, EM488M3244LBA-7FE, EM48AM3244LBA-7FE, EM48BM3244LBA-7FE, EM481M3244LBA-75FE, EM482M3244LBA-75FE, EM484M3244LBA-75FE, EM488M3244LBA-75FE, EM48AM3244LBA-75FE, EM48BM3244LBA-75FE, EM481M3244LBA-8FE, EM482M3244LBA-8FE, EM484M3244LBA-8FE, EM488M3244LBA-8FE, EM48AM3244LBA-8FE, EM48BM3244LBA-8FE

Trackback ::

댓글을 달아 주세요 Comment