The 3D7522 product family consists of monolithic CMOS Manchester Decoders.
The unit accepts at the RX input a bi-phase-level, embedded-clock signal.
In this encoding mode, a logic one is represented by a high-to-low transition within the bit cell, while a logic zero is represented by a low-to-high transition.
The recovered clock and data signals are presented on CLK and DATB, respectively, with the data signal inverted.
The operating baud rate (in MBaud) is specified by the dash number.
The input baud rate may vary by as much as ±15% from the nominal device baud rate without compromising the integrity of the information received.
Because the 3D7522 is not PLL-based, it does not require a long preamble in order to lock onto the received signal.
Rather, the device requires at most one bit cell before the data presented at the output is valid.
This is extremely useful in cases where the information arrives in bursts and the input is otherwise turned off.
The all-CMOS 3D7522 integrated circuit has been designed as a reliable, economic alternative to hybrid TTL Manchester Decoders.
It is TTL- and CMOS-compatible, capable of driving ten 74LS-type loads.
It is offered in space saving surface mount 8-pin and 14-pin SOICs.

• All-silicon, low-power CMOS technology
• TTL/CMOS compatible inputs and outputs
• Vapor phase, IR and wave solderable
• Low ground bounce noise
• Maximum data rate: 50 MBaud
• Data rate range: ±15%
• Lock-in time: 1 bit


댓글을 달아 주세요 Comment