Description
The CXA1396D are 8-bit ultrahigh-speed flash A/D converter ICs capable of digitizing analog signals at the maximum rate of 125 MSPS. The digital I/O levels of these A/D converters are compatible with the ECL 100K/10KH/10K.
The CXA1396D is pin-compatible with the earlier model CX20116. They can replace the earlier models respectively, without any design changes, in most cases. Compared with the earlier models, these new models have been greatly improved in performance, by incorporating advanced process, new circuit design and carefully considered layout.

Features
*Ultrahigh-speed operation with maximum conversion rate of 125 MSPS (Min.)
*Wide analog input bandwidth: 200MHz (Min. for full-scale input)
*Low power consumption: 870mW (Typ.)
*Single power supply: –5.2V
*Low input capacitance
*Built-in integral linearity compensation circuit
*Low error rate
*Operable at 50% clock duty cycle
*Good temperature charactcristics
*Capable of driving 50½ loads

Applications
*Digital oscilloscopes
*HDTV (high-definition TVs)
*Other apparatus requiring ultrahigh-speed A/D conversion

Trackback :: http://datasheetblog.com/trackback/2644

댓글을 달아 주세요 Comment

Description
The ICX413AQ is a diagonal 28.40mm (Type 1.8) interline CCD solid-state image sensor with a square pixel array and 6.15M effective pixels. Frame readout allows all pixels' signals to be output independently within approximately 1/3.08 second. Adoption of a design specially suited for frame readout ensures a high saturation signal level.
High sensitivity and low dark current are achieved through the adoption of R, G and B primary color mosaic filters and HAD (Hole-Accumulation Diode) sensors.
This chip is suitable for applications such as electronic still cameras, etc.

Features
*Frame readout mode
*High horizontal and vertical resolution
*Square pixel
*Horizontal drive frequency: 25.0MHz
*R, G, B primary color mosaic filters on chip
*High sensitivity, low dark current

Trackback :: http://datasheetblog.com/trackback/2518

댓글을 달아 주세요 Comment

DESCRIPTION
The CXD1969 is an ‘Plug & Play’ and OpenCableTMCableCARDTM interface controller IC designed for use withOpenCableTM compliant CableCARDTMmodules. It performs the communication interface between a host microcontrollerand the CableCARDTM. The IC communicates to the Hosteither by a 68k-type or I2C connection. Communicationbetween the CXD1969 and the CableCARDTMis highly efficient due to the inclusion of a fully integrated hardware Physicallayer.
MPEG2 Transport Stream interfaces are fully programmable ensuring compatibility to commonly used Front End demodulators and MPEG2 decoders.
A SCTE 28 compliant software stack is also available for this device.

FEATURES
*PC Card Interface
-Fully integrated CableCARDTM interface.
-Support for generic PC Cards.
-Supports 3V3 modules (VPP either 3V3 or 5V)
-Integrated Physical layer with 1Kbyte buffers.
*Host Interface
-68k-type host bus interface
-27MHz or 33MHz operating frequency.
-I2C host bus interface.
-100kHz or 400kHz operation.
-Maskable/programmable interrupt capability.
-3V3 logic levels.
*OOB Interface
-Supports SCTE 28 Bidirectional OOB I/F.
*Transport Stream Interfaces
-Accepts MPEG2 compliant TS.
-SCTE28 compliant parallel TS interfaces to/from POD Card.
-TS interface from tuner (up to 72Mbits/s).
-Serial TS interface to downstream device (up to 72Mbits/s).
-Four serial input and output modes.
*Miscellaneous
-Integrated PLL for serial TS.
-5V compatible I/Os.
-LQFP 100-pin package.

APPLICATIONS
*iDTV
*Set Top Box
*Personal Video Recorder (PVR)

Trackback :: http://datasheetblog.com/trackback/2387

댓글을 달아 주세요 Comment

Description
The CXK79M72C165GB (organized as 262,144 words by 72 bits) and the CXK79M36C165GB (organized as 524,288 words by 36 bits) are high speed CMOS synchronous static RAMs with common I/O pins. They are manufactured in compliance with the JEDEC-standard 209 pin BGA package pinouts defined for SigmaRAM™ devices. They integrate input registers, high speed RAM, output registers, and a two-deep write buffer onto a single monolithic IC. Single Data Rate (SDR) Pipelined (PL) read operations and Double Late Write (DLW) write operations are supported, providing a high-performance user interface. Positive and negative output clocks are provided for applications requiring source-synchronous operation.
All address and control input signals are registered on the rising edge of the CK input clock.
During read operations, output data is driven valid once, from the rising edge of CK, one full cycle after the address and control signals are registered.
During write operations, input data is registered once, on the rising edge of CK, two full cycles after the address and control signals are registered.
Output drivers are series-terminated, and output impedance is selectable via the ZQ control pin. When ZQ is tied “low”, the impedance of the SRAM’s output drivers is set to ~25Ω. When ZQ is tied “high” or left unconnected, the impedance of the SRAM’s output drivers is set to ~50Ω.
333 MHz operation (333 Mbps) is obtained from a single 1.8V power supply. JTAG boundary scan interface is provided using a subset of IEEE standard 1149.1 protocol.

Features
*3 Speed Bins Cycle Time / Data Access Time
-3 3.0ns / 2.0ns
-33 3.3ns / 2.0ns
-4 4.0ns / 2.1ns
*Single 1.8V power supply (VDD): 1.7V or 1.75V (min) to 1.95V (max)
*Dedicated output supply voltage (VDDQ): 1.4V (min) to VDD (max)
*LVCMOS-compatible I/O interface
*Common I/O
*Single Data Rate (SDR) data transfers
*Pipelined (PL) read operations
*Double Late Write (DLW) write operations
*Burst capability with internally controlled Linear Burst address sequencing
*Burst length of two, three, or four, with automatic address wrap
*Full read/write data coherency
*Byte write capability
*Single-ended input clock (CK)
*Data-referenced output clocks (CQ1, CQ1, CQ2, CQ2)
*Selectable output driver impedance via dedicated control pin (ZQ)
*Depth expansion capability (2 or 4 banks) via programmable chip enables (E2, E3, EP2, EP3)
*JTAG boundary scan (subset of IEEE standard 1149.1)
*209 pin (11x19), 1mm pitch, 14mm x 22mm Ball Grid Array (BGA) package

CXK79M36C165GB

Trackback :: http://datasheetblog.com/trackback/2248

댓글을 달아 주세요 Comment

Description
The ICX419ALB is an interline CCD solid-state image sensor suitable for CCIE B/W video cameras with a diagonal 8mm (Type 1/2) system. Compared with the current product ICX039DLB, basic characteristics such as sensitivity, smear, dynamic range and S/N are improved drastically.
This chip features a field period readout system and an electronic shutter with variable charge-storage time. Also, this outline is miniaturized by using original package. This chip is compatible with the pins of the ICX039DLB and has the same drive conditions.

Features
*High sensitivity (+5.0dB compared with the ICX039DLA)
*Low smear (–5.0dB compared with the ICX039DLA)
*High D range (+3.0dB compared with the ICX039DLA)
*High S/N
*High resolution and low dark current
*Excellent antiblooming characteristics
*Continuous variable-speed shutter
*Substrate bias: Adjustment free (external adjustment also possible with 6 to 14V)
*Reset gate pulse: 5Vp-p adjustment free (drive also possible with 0 to 9V)
*Horizontal register: 5V drive
*Maximum package dimensions: φ13.2mm

Trackback :: http://datasheetblog.com/trackback/2096

댓글을 달아 주세요 Comment

Description
The ICX418AKB is an interline CCD solid-state image sensor suitable for NTSC color video cameras with a diagonal 8mm (Type 1/2) system. Compared with the current product ICX038DNB, basic characteristics such as sensitivity, smear, dynamic range and S/N are improved drastically.
This chip features a field period readout system and an electronic shutter with variable charge-storage time. Also, this outline is miniaturized by using original package. This chip is compatible with the pins of the ICX038DNB and has the same drive conditions.

Features
*High sensitivity (+6.0dB compared with the ICX038DNB)
*Low smear (.5.0dB compared with the ICX038DNB)
*High D range (+2.0dB compared with the ICX038DNB)
*High S/N
*High resolution and low dark current
*Excellent antiblooming characteristics
*Ye, Cy, Mg, and G complementary color mosaic filters on chip
*Continuous variable-speed shutter
*Substrate bias: Adjustment free (external adjustment also possible with 6 to 14V)
*Reset gate pulse: 5Vp-p adjustment free (drive also possible with 0 to 9V)
*Horizontal register: 5V drive
*Maximum package dimensions: φ13.2mm

Device Structure
*Interline CCD image sensor
*Optical size: Diagonal 8mm (Type 1/2)
*Number of effective pixels: 768 (H) × 494 (V) approx. 380K pixels
*Total number of pixels: 811 (H) × 508 (V) approx. 410K pixels
*Chip size: 7.40mm (H) × 5.95mm (V)
*Unit cell size: 8.4μm (H) × 9.8μm (V)
*Optical black:
- Horizontal (H) direction: Front 3 pixels, rear 40 pixels
- Vertical (V) direction: Front 12 pixels, rear 2 pixels
*Number of dummy bits:
- Horizontal 22
- Vertical 1 (even fields only)
*Substrate material: Silicon

ICX038DNB

Trackback :: http://datasheetblog.com/trackback/1971

댓글을 달아 주세요 Comment

Description
The CXA2069Q is a 7-input, 3-output audio/video switch featuring I2C bus compatibility for TVs. This IC has input pins that are compatible with S2 protocol.

Features
* 4 inputs that are compatible with S2 protocol
* Serial control with I2C bus
* 7 inputs, 3 outputs
* The desired inputs can be selected independently for each of the 3 outputs
* Wide band video amplifier (20 MHz, –3 dB)
* Y/C MIX circuit
* Slave address can be changed (90H/92H)
* Audio muting from external pin
* High impedance maintained by I2C bus lines (SDA, SCL) even when power is OFF
* Wide audio dynamic range (3 Vrms typ.)

Applications
* Audio/video switch featuring I2C bus compatibility for TVs
TAG Switch

Trackback :: http://datasheetblog.com/trackback/1816

댓글을 달아 주세요 Comment

Description
The CXD2931R-9/GA-9 is a dedicated LSI for the GPS (Global Positioning System) satellite-based position measurement system.
This LSI contains a 32-bit RISC CPU, 2M-bit MASK ROM, RAM, UART, timer, and others.
This LSI, used together with the RF LSI (CXA1951AQ), enables the configuration of a 2-chip system capable of measuring its position anywhere on the globe.

Features
* 16-channel GPS receiver capable of simultaneously receiving 16 satellites
* Supports differential GPS
-Comforms to RTCM SC-104 Ver. 2.1
-Supports DARC
* All-in-view measurement
* 2-satellite measurement
* Timer supporting GPS time
* High performance 32-bit RISC CPU
* 256K-byte program ROM
* 36K-byte RAM
* 3-channel UART
-Baud rate generator
-Supports 1.2K, 2.4K, 4.8K, 9.6K, 19.2K and 38.4K baud
-Supports 1/2/4-byte buffer mode
* 23-bit general-purpose I/O port capable of defining input/output independently for each bit
* 8-bit successive approximation system A/D converter

Structure
Silicon gate CMOS IC

TAG GPS, LSI

Trackback :: http://datasheetblog.com/trackback/1434

댓글을 달아 주세요 Comment

DESCRIPTION
The CXD2099AR is a Common Interface (CI) controller IC designed for use with DVB compliant Conditional Access Modules (CAM), POD and PCMCIA type memory cards - performs the communication between a Host microcontroller and the Module/Card. The IC communicates to the Host either by a parallel 68K style interface or a serial I2C compatible connection. Communication between the CXD2099AR and the
Module/Card is greatly simplified by the inclusion of a fully integrated hardware Physical layer.
Parallel and serial MPEG2 Transport Stream interfaces are fully programmable ensuring compatibility to commonly used Front End demodulators and MPEG2 decoders.

FEATURES
Card Interface
• Fully integrated single slot PC Card interface.
• Support for dual slot PC Card interfaces.
• Support for generic PC Card interfaces.
• Full Hardware Hot-swap support.
• Independent support for 3V3 and 5V modules.
• Support for current overload detection.
• Integrated Physical layer with 1Kbyte buffer.
Host Interface
• Choice of Parallel (68K style) or serial (Fast I2C compatible) host bus interface.
• Maskable interrupt capability.
• Programmable HACK.
• 3V3 logic levels.
Transport Stream Interfaces
• Accepts MPEG2 compliant TS.
• Parallel TS interfaces to/from Card (up to 9Mbytes/s).
• Parallel/ serial TS interface from tuner (up to 9Mbytes/s). 72MHz in serial mode.
• Serial TS interface to downstream device (up to 72Mbits/s).
• Four serial input and output modes.
Miscellaneous
• 27 MHz operating frequency.
• Integrated PLL for serial TS
• 3V3 process
• 5V compatible I/Os for PC Card interface(s)
• LQFP 100-pin package.

APPLICATIONS
• DTV, iDTV
• Set Top Box
• Personal Video Recorder (PVR)

Trackback :: http://datasheetblog.com/trackback/1245

댓글을 달아 주세요 Comment

Description
The CXD2403AR is a timing signal generator for color liquid crystal panel drivers.

Features
• Generates the LCX003, LCX004 and LCX005 drive pulses
• Supports line inversion and field inversion
• AC drive for liquid crystal panel during no signal (NTSC/PAL)
• Generates timing signal of external sample-andhold circuit
• AFC circuit supporting static and dynamic fluctuations
• Pulse driver for liquid crystal panel driver (12.0V)

Applications
Color liquid crystal viewfinders

Structure
Silicon gate CMOS IC

Trackback :: http://datasheetblog.com/trackback/1234

댓글을 달아 주세요 Comment