GENERAL DESCRIPTION
The ADXL327 is a small, low power, complete 3-axis accelerometer with signal conditioned voltage outputs. The product measures acceleration with a minimum full-scale range of ±2 g. It can measure the static acceleration of gravity in tilt-sensing applications, as well as dynamic acceleration, resulting from motion, shock, or vibration.
The user selects the bandwidth of the accelerometer using the CX, CY, and CZ capacitors at the XOUT, YOUT, and ZOUT pins. Bandwidths can be selected to suit the application with a range of 0.5 Hz to 1600 Hz for X and Y axes and a range of 0.5 Hz to 550 Hz for the Z axis.
The ADXL327 is available in a small, low profile, 4 mm × 4 mm × 1.45 mm, 16-lead, plastic lead frame chip scale package (LFCSP_LQ).

FEATURES
*3-axis sensing
*Small, low profile package
-4 mm × 4 mm × 1.45 mm LFCSP
*Low power: 350 μA typical
*Single-supply operation: 1.8 V to 3.6 V
*10,000 g shock survival
*Excellent temperature stability
*Bandwidth adjustment with a single capacitor per axis
*RoHS/WEEE lead-free compliant

APPLICATIONS
*Cost-sensitive, low power, motion- and tilt-sensing applications
-Mobile devices
-Gaming systems
-Disk drive protection
-Image stabilization
-Sports and health devices

ADXL327BCPZ, ADXL327BCPZ–RL, ADXL327BCPZ–RL7, EVAL-ADXL327Z1

Trackback :: http://datasheetblog.com/trackback/2894

댓글을 달아 주세요 Comment

GENERAL DESCRIPTION
The ADF4150 allows implementation of fractional-N or integer-N phase-locked loop (PLL) frequency synthesizers if used with an external Voltage Controlled Oscillator (VCO), loop filter and external reference frequency.
The ADF4150 is for use with external VCO parts and is software compatible with the ADF4350. The VCO frequency can be divided-by 1/2/4/8 or 16 to allow the user to generate RF output frequencies as low as 31.25 MHz. For applications that require isolation the RF output stage can be muted. The mute function is both pin and software controllable.
Control of all the on-chip registers is through a simple 3-wire interface. The device operates with a power supply ranging from 3.0 V to 3.6 V and can be powered down when not in use.
The ADF4150 is available in a 4mm x 4mm package.

FEATURES
*Fractional-N synthesizer and integer-N synthesizer
*Programmable divide-by-1/2/4/8 or 16 output
*3.0 V to 3.6 V power supply
*1.8 V logic compatibility
*Separate charge pump supply (VP) allows extended tuning
*voltage in 3 V systems
*Programmable dual-modulus prescaler of 4/5 or 8/9
*Programmable output power level
*RF output mute function
*3-wire serial interface
*Analog and digital lock detect
*Switched bandwidth fast-lock mode
*Cycle slip reduction

APPLICATIONS
*Wireless infrastructure (WCDMA, TD-SCDMA, WiMax, GSM, PCS, DCS, DECT)
*Test equipment
*Wireless LANs, CATV equipment
*Clock Generation

ADF4150BCPZ, ADF4150BCPZ-RL7, EVAL-ADF4150EB1Z

Trackback :: http://datasheetblog.com/trackback/2789

댓글을 달아 주세요 Comment

GENERAL DESCRIPTION
The ADN4663 is a dual, CMOS, low voltage differential signaling (LVDS) line driver offering data rates of over 600 Mbps (300 MHz), and ultralow power consumption. It features a flow-through pinout for easy PCB layout and separation of input and output signals.
The device accepts low voltage TTL/CMOS logic signals and converts them to a differential current output of typically ±3.1 mA for driving a transmission medium such as a twisted-pair cable. The transmitted signal develops a differential voltage of typically ±355 mV across a termination resistor at the receiving end, and this is converted back to a TTL/CMOS logic level by a line receiver.
The ADN4663 and a companion receiver offer a new solution to high speed point-to-point data transmission, and a low power alternative to emitter-coupled logic (ECL) or positive emitter-coupled logic (PECL).

FEATURES
*±15 kV ESD protection on output pins
*600 Mbps (300 MHz) switching rates
*Flow-through pinout simplifies PCB layout
*300 ps typical differential skew
*700 ps maximum differential skew
*1.5 ns maximum propagation delay
*3.3 V power supply
*±355 mV differential signaling
*Low power dissipation: 23 mW typical
*Interoperable with existing 5 V LVDS receivers
*Conforms to TIA/EIA-644 LVDS standard
*Industrial operating temperature range (−40°C to +85°C)
*Available in surface-mount (SOIC) package

APPLICATIONS
*Backplane data transmission
*Cable data transmission
*Clock distribution

ADN4663BRZ, ADN4663BRZ-REEL7

Trackback :: http://datasheetblog.com/trackback/2684

댓글을 달아 주세요 Comment

GENERAL DESCRIPTION
The ADG1604 is a complementary metal-oxide semiconductor (CMOS) analog multiplexer and switches one of four inputs to a common output, D, as determined by the 3-bit binary address lines, A0, A1, and EN. Logic 0 on the EN pin disables the device. Each switch conducts equally well in both directions when on and has an input signal range that extends to the supplies. In the off condition, signal levels up to the supplies are blocked. All switches exhibit break-before-make switching action. Inherent in the design is low charge injection for minimum transients when switching the digital inputs.
The ultralow on resistance of these switches make them ideal solutions for data acquisition and gain switching applications where low on resistance and distortion is critical. The on resistance profile is very flat over the full analog input range, ensuring excellent linearity and low distortion when switching audio signals.
The CMOS construction ensures ultralow power dissipation, making the parts ideally suited for portable and battery-powered instruments.

FEATURES
*1 Ω typical on resistance
*0.2 Ω on resistance flatness
*±3.3 V to ±8 V dual supply operation
*3.3 V to 16 V single supply operation
*No VL supply required
*3 V logic-compatible inputs
*Rail-to-rail operation
*Continuous current per channel
-LFCSP package: 504 mA
-TSSOP package: 315 mA
*14-lead TSSOP and 16-lead, 4 mm × 4 mm LFCSP

APPLICATIONS
*Communication systems
*Medical systems
*Audio signal routing
*Video signal routing
*Automatic test equipment
*Data acquisition systems
*Battery-powered systems
*Sample-and-hold systems
*Relay replacements

ADG1604BRUZ, ADG1604BRUZ-REEL, ADG1604BRUZ-REEL7, ADG1604BCPZ- REEL

Trackback :: http://datasheetblog.com/trackback/2568

댓글을 달아 주세요 Comment

GENERAL DESCRIPTION
The SSM2319 is a fully integrated, high efficiency Class-D audio amplifier. It is designed to maximize performance for mobile phone applications. The application circuit requires a minimum of external components and operates from a single 2.5 V to 5.5 V supply. It is capable of delivering 3 W of continuous output power with <1% THD + N driving a 3 Ω load from a 5.0 V supply.
The SSM2319 features a high efficiency, low noise modulation scheme that does not require any external LC output filters. The modulation continues to provide high efficiency even at low output power. It operates with 90% efficiency at 1.4 W into 8 Ω or 85% efficiency at 3 W into 3 Ω from a 5.0 V supply and has an SNR of 98 dB. Spread-spectrum pulse density modulation is used to provide lower EMI-radiated emissions compared with other Class-D architectures.
SYNC can be activated in the event that end users are concerned about clock intermodulation (beating effect) of several amplifiers in close proximity.
The SSM2319 has a micropower shutdown mode with a typical shutdown current of 20 nA. Shutdown is enabled by applying a logic low to the SD pin.
The device also includes pop-and-click suppression circuitry. This minimizes voltage glitches at the output during turn-on and turn-off, reducing audible noise on activation and deactivation.
The default gain of the SSM2319 is 12 dB, but users can reduce the gain by using a pair of external resistors (see the Gain section).
The SSM2319 is specified over the industrial temperature range of −40°C to +85°C. It has built-in thermal shutdown and output short-circuit protection. It is available in a 9-ball, 1.5 mm × 1.5 mm wafer level chip scale package (WLCSP).

FEATURES
*Filterless Class-D amplifier with ultraefficient spread-spectrum Σ-Δ modulation
*Internal modulator synchronization (SYNC)
*3 W into 3 Ω load and 1.4 W into 8 Ω load at 5.0 V supply with <1% total harmonic distortion (THD)
*90% efficiency at 5.0 V, 1.4 W into 8 Ω speaker
*Signal-to-noise ratio (SNR): 98 dB
*Single-supply operation: 2.5 V to 5.5 V
*Ultralow shutdown current: 20 nA
*Short-circuit and thermal protection with autorecovery
*Available in 9-ball, 1.5 mm × 1.5 mm WLCSP
*Pop-and-click suppression
*Built-in resistors reduce board component count
*Default fixed 12 dB or user-adjustable gain setting

APPLICATIONS
*Mobile phones
*MP3 players
*Portable gaming
*Portable electronics
*Educational toys

SSM2319CBZ-R2, SSM2319CBZ-REEL, SSM2319CBZ-REEL7, EVAL-SSM2319Z

Trackback :: http://datasheetblog.com/trackback/2436

댓글을 달아 주세요 Comment

GENERAL DESCRIPTION
The SSM2335 is a fully integrated, high efficiency, Class-D audio amplifier. It is designed to maximize performance for mobile phone applications. The application circuit requires a minimum of external components and operates from a single 2.5 V to 5.5 V supply. It is capable of delivering 3 W of continuous output power with <1% THD + N driving a 3 Ω load from a 5.0 V supply.
The SSM2335 features a high efficiency, low noise modulation scheme that requires no external LC output filters. The modu-lation continues to provide high efficiency even at low output power. It operates with 93% efficiency at 1.4 W into 8 Ω or 85% efficiency at 3 W into 3 Ω from a 5.0 V supply and has an SNR of >96 dB. Spread-spectrum pulse density modulation is used to provide lower EMI-radiated emissions compared with other Class-D architectures.
The SSM2335 has a micropower shutdown mode with a typical shutdown current of 20 nA. Shutdown is enabled by applying a logic low to the SD pin.
The device also includes pop-and-click suppression circuitry. This suppression circuitry minimizes voltage glitches at the output during turn-on and turn-off, reducing audible noise on activation and deactivation.
The fully differential input of the SSM2335 provides excellent rejection of common-mode noise on the input. Input coupling capacitors can be omitted if the input dc common-mode voltage is approximately VDD/2.
The default gain of the SSM2335 is 18 dB, but users can reduce the gain by using a pair of external resistors (see the Gain section).
The SSM2335 is specified over the industrial temperature range of −40°C to +85°C. It has built-in thermal shutdown and output short-circuit protection. It is available in a 9-ball, 1.5 mm × 1.5 mm wafer level chip scale package (WLCSP).

FEATURES
*Filterless Class-D amplifier with Σ-Δ modulation
*No sync necessary when using multiple Class-D amplifiers from Analog Devices, Inc.
*3 W into 3 Ω load and 1.4 W into 8 Ω load at 5.0 V supply with <1% total harmonic distortion (THD + N)
*93% efficiency at 5.0 V, 1.4 W into 8 Ω speaker
*>96 dB signal-to-noise ratio (SNR)
*Single-supply operation from 2.5 V to 5.5 V
*20 nA ultralow shutdown current
*Short-circuit and thermal protection
*Available in 9-ball, 1.5 mm × 1.5 mm WLCSP
*Pop-and-click suppression
*Built-in resistors reduce board component count
*Default fixed 18 dB or user-adjustable gain setting

APPLICATIONS
Mobile phones
MP3 players
Portable gaming
Portable electronics
Educational toys

SSM2335CBZ-R2, SSM2335CBZ-REEL, SSM2335CBZ-REEL7, EVAL-SSM2335Z

Trackback :: http://datasheetblog.com/trackback/2302

댓글을 달아 주세요 Comment

GENERAL DESCRIPTION
The ADF4350 allows implementation of fractional-N or integer-N phase-locked loop (PLL) frequency synthesizers if used with an external loop filter and external reference frequency.
The ADF4350 has an integrated voltage controlled oscillator (VCO) with a fundamental output frequency ranging from 2200 MHz to 4400 MHz. In addition, divide-by-1/2/4/8 or 16 circuits allow the user to generate RF output frequencies as low as 137.5 MHz. For applications that require isolation, the RF output stage can be muted. The mute function is both pin- and software-controllable. An auxiliary RF output is also available, which can be powered down if not in use.
Control of all the on-chip registers is through a simple 3-wire interface. The device operates with a power supply ranging from 3.0 V to 3.6 V and can be powered down when not in use.

FEATURES
*Output frequency range: 137.5 MHz to 4400 MHz
*Fractional-N synthesizer and integer-N synthesizer
*Low phase noise VCO
*Programmable divide-by-1/-2/-4/-8/-16 output
*Typical rms jitter: 0.5 ps rms
*Power supply: 3.0 V to 3.6 V
*Logic compatibility: 1.8 V
*Programmable dual-modulus prescaler of 4/5 or 8/9
*Programmable output power level
*RF output mute function
*3-wire serial interface
*Analog and digital lock detect
*Switched bandwidth fast-lock mode
*Cycle slip reduction

APPLICATIONS
*Wireless infrastructure (W-CDMA, TD-SCDMA, WiMAX, GSM, PCS, DCS, DECT)
*Test equipment
*Wireless LANs, CATV equipment
*Clock generation

ADF4350BCPZ, ADF4350BCPZ-RL, ADF4350BCPZ-RL7, EVAL-ADF4350EB1Z

Trackback :: http://datasheetblog.com/trackback/2144

댓글을 달아 주세요 Comment

GENERAL DESCRIPTION
The ADM1184 is an integrated, 4-channel voltage-monitoring device. A 2.7 V to 5.5 V power supply is required on the VCC pin to power the device.
Four precision comparators monitor four voltage rails. Each comparator has a 0.6 V reference with a worst-case accuracy of 0.8%. Resistor networks that are external to the VIN1, VIN2, VIN3, and VIN4 pins set the trip points for the monitored supply rails.
The ADM1184 has four open-drain outputs. OUT1 to OUT3 can be used to enable power supplies, and PWRGD is a common power-good output.
OUT1 to OUT3 are dependent on their associated VINx input (that is, VIN1, VIN2, or VIN3). If a supply monitored by VINx drops below its programmed threshold, the associated OUTx pin and PWRGD are disabled.
PWRGD is a common power-good output indicating the status of all monitored supplies. There is an internal 190 ms (typical) delay associated with the assertion of the PWRGD output. If VIN1, VIN2, VIN3, or VIN4 drops below its programmed threshold, PWRGD is deasserted immediately.
The ADM1184 is available in a 10-lead mini small outline package (MSOP).

FEATURES
*Powered from 2.7 V to 5.5 V on the VCC pin
*Monitors 4 supplies via 0.8% accurate comparators
*4 inputs can be programmed to monitor different voltage levels with external resistor dividers
*3 open-drain enable outputs (OUT1, OUT2, and OUT3)
*Open-drain power-good output (PWRGD)
*Internal 190 ms delay associated with assertion of PWRGD
*10-lead MSOP

APPLICATIONS
*Monitor and alarm functions
*Telecommunications
*Microprocessor systems
*PC/servers

ADM1184ARMZ, ADM1184ARMZ-REEL7

Trackback :: http://datasheetblog.com/trackback/2013

댓글을 달아 주세요 Comment

GENERAL DESCRIPTION
The AD7804/AD7808 are quad/octal 10-bit digital-to-analog converters, with serial load capabilities, while the AD7805/AD7809 are quad/octal 10-bit digital-to-analog converters with parallel load capabilities.
These parts operate from a +3.3 V to +5 V (±10%) power supply and incorporates an on-chip reference.
These DACs provide output signals in the form of VBIAS ± VSWING.
VSWING is derived internally from VBIAS. On-chip control registers include a system control register and channel control registers.
The system control register has control over all DACs in the package.
The channel control registers allow individual control of DACs.
The complete transfer function of each individual DAC can be shifted around the VBIAS point using an on-chip Sub DAC.
All DACs contain double buffered data inputs, which allow all analog outputs to be simultaneously updated using the asynchronous LDAC input.

FEATURES
Four 10-Bit DACs in One Package
Serial and Parallel Loading Facilities Available
AD7804 Quad 10-Bit Serial Loading
AD7805 Quad 10-Bit Parallel Loading
AD7808 Octal 10-Bit Serial Loading
AD7809 Octal 10-Bit Parallel Loading
+3.3 V to +5 V Operation
Power-Down Mode
Power-On Reset
Standby Mode (All DACs/Individual DACs)
Low Power All CMOS Construction
10-Bit Resolution
Double Buffered DAC Registers
Dual External Reference Capability
APPLICATIONS
Optical Disk Drives
Instrumentation and Communication Systems
Process Control and Voltage Setpoint Control
Trim Potentiometer Replacement
Automatic Calibration

AD7804BN
AD7804BR
TAG DAC

Trackback :: http://datasheetblog.com/trackback/1861

댓글을 달아 주세요 Comment

GENERAL DESCRIPTION
The ADM3251E is a high speed, single-channel RS-232 transceiver device that operates from a single power supply.
This device is ideally suited to operation in electrically harsh environments or where RS-232 cables are frequently being plugged/unplugged.
The ADM3251E incorporates dual-channel digital isolators with isoPower integrated, isolated power.
There is no requirement for a separate isolated dc-to-dc converter as the ADM3251E has
a chip-scale dc-to-dc converter which is based on Analog Devices, Inc. iCoupler® technology.
Analog Devices’ chip-scale transformer iCoupler technology is used both for the isolation of the logic signals as well as for the dc-to-dc converter.
The result is a small form factor, total isolation solution.
Five external 0.1μF charge pump capacitors are used for the voltage doubler/inverter permitting operation from a single supply.
The ADM3251E conforms to the EIA-232E specifications and operates at data rates up to 460 kbps.
The device is ideally suited to operation in electrically harsh environments.
RS-232 pins, RIN and TOUT are protected against electrostatic discharges (up to ±15 kV ESD protection).
The ADM3251E is available in a 20 lead Wide Body SOIC package.

FEATURES
* 460 kbps Data Rate
* 1 Tx and 1 Rx
* Meets EIA-232E specifications
* 0.1uF charge pump capacitors
* Integrated isolated dc-to-dc converter
* ESD protection to IEC1000-4-2(801.2) on RIN and TOUT pins.
* ±8kV: contact discharge
* ±15kV: air gap discharge
* Integrated isolated dc-to-dc converter
* High common-mode transient immunity: >25kV/us
* Safety and regulatory approvals (pending)
* UL recognition
* VDE certificate of conformity
* 20 Lead WSOIC package

APPLICATIONS
* High noise data communications
* Industrial Communications
* Industrial/Telecom Diagnostic Ports
TAG rs-232

Trackback :: http://datasheetblog.com/trackback/1765

댓글을 달아 주세요 Comment