GENERAL DESCRIPTION
The ACT4012A is a current-mode step-down DC/DC converter that generates up to 1.5A output 420kHz switching frequency. The device utilizes Active-Semi’s proprietary ISOBCD20 process for operation with input voltages up to 20V.
Consuming only 10μA in shutdown mode, the ACT4012A is highly efficient with peak efficiency at 94% when in operation. Protection features include cycle-by-cycle current limit, thermal shutdown, and frequency foldback at short circuit.
The ACT4012A is available in a SOP-8 package and requires very few external devices for operation.

FEATURES
*1.5A Output Current
*Up to 94% Efficiency
*Up to 20V Input Range
*10μA Shutdown Supply Current
*420kHz Switching Frequency
*Adjustable Output Voltage
*Cycle-by-Cycle Current Limit Protection
*Thermal Shutdown Protection
*Frequency Foldback at Short Circuit
*Stability with Wide Range of Capacitors, Including Low ESR Ceramic Capacitors
*SOP-8 Package

APPLICATIONS
*TFT LCD Monitors
*Portable DVDs
*Car-Powered or Battery-Powered Equipments
*Set-Top Boxes
*Telecom Power Supplies
*DSL and Cable Modems and Routers
*Termination Supplies

ACT4012ASH, ACT4012ASH-T

Trackback :: http://datasheetblog.com/trackback/2881

댓글을 달아 주세요 Comment

DESCRIPTION
The AZ10/100LVEL16 is a differential receiver. The device is functionally equivalent to the E116 device with higher performance capabilities. With output transition times significantly faster than the E116, the LVEL16 is ideally suited for interfacing with high frequency sources.
The LVEL16 provides a VBB output for single-ended use or a DC bias reference for AC coupling to the device. For single-ended input applications, the VBB reference should be connected to one side of the D/D¯ differential input pair. The input signal is then fed to the other D/D¯ input. The VBB pin can support 1.5 mA sink/source current. When used, the VBB pin should be bypassed to ground via a 0.01 μF capacitor.
Under open input conditions internal input clamps will force the Q output LOW.

FEATURES
*Green and RoHS Compliant / Lead (Pb) Free Packages available
*250ps Propagation Delay
*High Bandwidth Output Transitions
*Operating Range of 3.0V to 5.5V
*Internal Input Pulldown Resistors
*Direct Replacement For ON Semiconductor MC10EL16, MC100EL16, & MC100LVEL16
*IBIS Model Files Available on Arizona Microtek Website

AZ10LVEL16D, AZ100LVEL16D, AZ10LVEL16T, AZ100LVEL16T, AZ100LVEL16NG

Trackback :: http://datasheetblog.com/trackback/2880

  1. Subject: Fortnite esp

    Tracked from Fortnite esp 2019/11/02 19:10  삭제

    DATASHEETBLOG

댓글을 달아 주세요 Comment

General Description
The ICS1893BY-10 is a low-power, physical-layer device (PHY) that supports the ISO/IEC 10Base-T and 100Base-TX Carrier-Sense Multiple Access/Collision Detection (CSMA/CD) Ethernet standards. The ICS1893BY-10 supports managed or unmanaged node, repeater, and switch applications.
The ICS1893BY-10 is intended for MII, Node applications that require the Auto-MIDIX feature that automatically corrects crossover errors in plant wiring.
The ICS1893BY-10 incorporates digital signal processing (DSP) in its Physical Medium Dependent (PMD) sublayer. As a result, it can transmit and receive data on unshielded twisted-pair (UTP) category 5 cables with attenuation in excess of 24 dB at 100 MHz. With this ICS-patented technology, the ICS1893BY-10 can virtually eliminate errors from killer packets.
The ICS1893BY-10 provides a Serial Management Interface for exchanging command and status information with a Station Management (STA) entity.
The ICS1893BY-10 Media Dependent Interface (MDI) can be configured to provide either half- or full-duplex operation at data rates of 10 MHz or 100 MHz. The MDI configuration can be established manually (with input pins or control register settings) or automat i c a l l y (using the Auto-Negotiation features). When the ICS1893BY-10 Auto-Negotiation sublayer is enabled, it exchanges technology capability data with its remote link partner and automatically selects the highest-performance operating mode they have in common.

Features
*Supports category 5 cables with attenuation in excess of 24 dB at 100 MHz
*Fully integrated, DSP-based PMD includes:
-Adaptive equalization and baseline wander correction
-Transmit wave shaping and stream cipher scrambler
-MLT-3 encoder and NRZ/NRZI encoder
*Low-power, 0.35-micron CMOS (typically 400 mW)
*Power-down mode typically 21mW
*Single 3.3-V power supply.
*Single-chip, fully integrated PHY provides PCS, PMA, PMD, and AUTONEG sublayers of IEEE standard
*10Base-T and 100Base-TX IEEE 802.3 compliant
*Highly configurable design supports:
-Node, repeater, and switch applications
-Managed and unmanaged applications
-10M or 100M half- and full-duplex modes
-Parallel detection
-Auto-negotiation, with Next Page capabilities
-Auto-MDI/MDIX crossover correction
*MAC/Repeater Interface can be configured as:
-10M or 100M Media Independent Interface
-100M Symbol Interface (bypasses the PCS)
-10M 7-wire Serial Interface
*Clock and crystal supported
*Small Footprint 64-pin Thin Quad Flat Pack (TQFP)
*Available in Industrial Temperature and Lead-Free

ICS1893BYI-10, ICS1893BY-10LF, ICS1893BYI-10LF

Trackback :: http://datasheetblog.com/trackback/2879

댓글을 달아 주세요 Comment