The AL3000 provides all the necessary functions to implement IP Routing and Network Management for the RoX-II bus based Fast Ethernet and Gigabit Ethernet Switching System. The AL3000 is designed to interface to the Motorola PowerPC 800 Series, although the AL3000 could easily interface with any 32-bit microprocessor (non-PCI bus) with glue logic.
The AL3000 integrates high performance IPv4 Routing/Switching and Network Management engines.
These engines perform the following major functions:
* Routing Engine
- Four Quality of Service (QoS) Queues that support programmable weighted round-robin or strict priority to feed high-speed L3/L4 search engines
- IPv4 parser that classifies the frames and processes IP exception handling
- Routing Table Search function that performs L3/L4 search supporting 131,000 route entries, performs route table aging and maintains usage counters
- IP Field Replacement function that performs L2/L3/L4 field replacements and re-calculates L3/L4 checksums
- IP Route Trace function that provides frame header information to the CPU
* Network Management Engine
- Provides MAC services for the CPU to transmit and receive Ethernet frames to and from the RoX-II bus via high-speed DMA channels
- Gathers the MAC address updates in real-time for Bridge MIB support
- In conjunction with RoX-II bus Ethernet switch devices, provides Spanning- Tree support
- Provides access to all the internal registers of the RoX-II bus switch devices and their associated PHY devices
- Provides Ethernet related (EtherType), PHY related, and RMON MIB network\ statistics counters (48 counters per port)
The Routing Engine in the AL3000 pulls frames from RoX-II bus based switching devices, such as the AL126 or AL1022, according to the four priority queue control rules, and queues them to the search engine.
Network Management and other trapped frames (such as BPDU, GARP, etc.) are directly queued to the CPU DMA.
If a route entry is found, then all frame modification functions for IP routing are performed by the Field Replacement function.
Once fields are replaced, all L3/L4 checksums are updated, TTL decremented, and a new L2 FCS value is generated.
As a frame is routed, a frame header (first 64 bytes) can be sent to the CPU through a DMA channel for Router management or diagnostic applications.
Once a frame is routed, it is queued to one of the output ports of the RoX-II bus switching devices, and transmitted according to the new QoS priority classification.
Routed frames can also be sent to the CPU for forwarding to the WAN.
The AL3000 provides access to all registers and MAC address tables on RoX-II bus switching devices via remote register access commands.
The AL3000 also provides all the network statistic counters to support RMON groups 1 through 4 (EtherStats, History, History Control, Alarm) as well as Ethernet-like MIB.

- Provides routing functions to Allayer’s RoX-II bus Ethernet Switching devices
- Supports up to 32 Fast Ethernet or dual Gigabit ports on the RoX-II bus
- High performance Network (Layer 3) and Transport (Layer 4) address look-up engine
- Layer 2-, 3-, or 4-flow packet classification
- Programmable key search based on MAC and IP source and destination address, TCP socket, UDP socket or IP protocol number
- Supports up to 131,072 individual host route entries
- Supports 802.1q priority schemes and provides four Quality of Service (QoS) queues
- Provides Network Address Translation (NAT) per route database entry
- Provides support for IP Proxy Services with remappng of Layer 4 Socket replacements
- Programmable entry aging via internal timers and via external real-time clock
- Re-assigns VLAN tag and priority for each routed frame
- Programmable replacement of MAC and/or IP fields with associated Layer 3 and Layer 4 check-sum recalculation
- Supports 802.3ad port aggregation
- Supports virtually unlimited physical interfaces and as many logical interfaces as software is capable
- Congestion control for each physical interface and the overall routing engine
- Packet bandwidth control for each Layer 3 or Layer 4 flow
- Layer 3 buffer pool of up to 1024 frames
- Provides Ethernet, Bridge, and RMON MIB support for RoX II bus devices
- Six high-speed DMA engines
- 0.25 micron, 2.5V / 3.3V CMOS technology
- 456-pin BGA package

댓글을 달아 주세요 Comment

 DESIGNED for use in general purpose, medium current (to 100mA) switching and differential amplifier applications, the ULN-2083A and ULS-2083H transistor arrays each consist of five NPN transistors on a single monolithic chip.
Two transistors are matched at low currents (1mA) making them ideal for use in balanced mixer circuits, pushpull amplifiers, and other circuit functions requiring close thermal and offset matching.
A separate substrate connection permits maximum circuit design flexibility.
In order to mointain isolation between transistros and provide normal transistor action, the substrate must be connected to a voltage which is more negative than any collector voltage.
The substrate terminal (pin5) should therefore be maintained at either d-c ground or suitably bypassed to a-c ground to avoid undesired coupling between transistors.
Two package configurations are available.
The Type ULN-2083A is supplied in a 16-lead dual inline plastic package for operation over the temperature range of -20˚C to +85˚C.
This package is similar to JEDEC style MO-001AC.
The Type ULS2083H is electrically identical to the ULN-2083A but is supplied in a hermetic dual in-line package for operation over the temperature range of -55˚C to +125˚C.
This package conforms to the dimensional requirements of Military Specification MIL-M-38510 and can meet all of the applicable environmental requirements of Military Standard MIL-STD-883.


댓글을 달아 주세요 Comment

 The KB1365, step-down constant-current high-brightness LED (HB LED) drivers provide a cost-effective solution for automotive interior/exterior lighting, architectural and ambient lighting, LED bulbs such as MR16 and other LED illumination applications.
The KB1365 operate from a 5.5v to 40V input voltage range and feature a 5V/10mA on-board regulator.
A high-side current-sense resistor adjusts the output current and a dedicated PWM input (DIM) enables a wide range of pulsed dimming.
The KB1365 i well suited for applications requiring a wide input voltage range.
The high-side current-sensing and an integrated current-setting circuitry minimize the number of external components while delivteretic coltrol algorithm ensures excellent input-supply rejection and fast response during load transients and PWM dimming.
The KB1365 featurds a 20% inductor current ripple.
These devices operate up to 2MHz switching frequency, thus allowing for small component size.

* 5.5V to 40V Input Voltage Range
* High-Side Current Sense
* 20kHz Maximum Dimming Frequency
* Hysteretic Contorl: No Compensation
* 200m V Low Reference Voltage(5%)
* Dedicated Dimming Control Input
* Up to 2MHz Switching Frequency
* Adjustable Constant LED Current
* Up to 5 A Constant Current Output
* 5V, 10mA On-Board Regulator
* -40˚C to +125˚C Operating Temperature Range
* SOT23-6 package

* MR16 and Other LED bulbs
* Power Led driver
* Constant Current Source


댓글을 달아 주세요 Comment

M-8870 - DTMF Receiver

ETC 2008/05/15 09:19

 The M-8870 is a full DTMF Receiver that integrates both bandsplit filter and decoder functions into a single 18-pin DIP or SOIC package.
Manufactured using CMOS process technology, the M-8870 offers low power consumption (35 mW max) and precise data handling.
Its filter section uses switched capacitor technology for both the high and low group filters and for dial tone rejection.
Its decoder uses digital counting techniques to detect and decode all 16 DTMF tone pairs into a 4-bit code.
External component count is minimized by provision of an on-chip differential input amplifier, clock generator, and latched tri-state interface bus.
Minimal external components required include a low-cost 3.579545 MHz color burst crystal, a timing resistor, and a timing capacitor.
The M-8870-02 provides a “power-down” option which, when enabled, drops consumption to less than 0.5 mW.
The M-8870-02 can also inhibit the decoding of fourth column digits.

* Low power consumption
* Adjustable acquisition and release times
* Central office quality and performance
* Power-down and inhibit modes (-02 only)
* Inexpensive 3.58 MHz time base
* Single 5 volt power supply
* Dial tone suppression
* Applications include: telephone switch equipment, remote data entry, paging systems, personal computers, credit card systems


TAG DTMF, Receiver

댓글을 달아 주세요 Comment

 The MPMB62D-68KX3 is 32M bit x 64 Double Data Rate Synchronous Dynamic RAM high density memory module based on 128Mb DDR SDRAM respectively.
The MPMB62D-68KX3 consists of sixteen CMOS 16M ´ 8 bit with 4 banks Double Data Rate Synchronous DRAMs in TinyBGA package and a 2K EEPROM in 8-Pin TSSOP package mounted on a 184pin glass-epoxy substrate.
Two 0.1μF decoupling capacitors are mounted on the printed circuit board in parallel for each DDR SDRAM.
The MPMB62D-68KX3 is a Dual In-line Memory Module and is intended for mounting into 184pin edge connector sockets.
Synchronous design allows precise cycle control with the use of system clock.
Data I/O transactions are possible on both edges of every clock cycle.
Range of operating frequencies, programmable latencies and burst lengths allows the same device to be useful for a variety of high bandwidth, high performance memory system applications.

* Performance range - 166MHz ( DDR333, CL2.5 )
* Double-data-rate architecture; two data transfers per clock cycle
* Bi-directional data strobe (DQS)
* Differential clock inputs (CK and /CK)
* DLL aligns DQ and DQS transition with CK transition
* Auto & self refresh capability (4096 Cycles / 64ms)
* Single 2.5V ±0.2V power supply
* Programmable Read latency 2, 2.5 (clock)
* Programmable Burst length (2, 4, 8)
* Programmable Burst type (Sequential & Interleave)
* Edge aligned data output, center aligned data input
* Serial presence detect with EEPROM
* PCB : Height (1,181 mil), double sided component


댓글을 달아 주세요 Comment

 The GS1582 is the next generation multi-standard serializer with an integrated cable driver.
The device provides robust parallel to serial conversion, generating a SMPTE 292M/259M-C compliant serial digital output signal.
The integrated cable driver features an output disable (high impedance) mode and an adjustable signal swing.
Data input is accepted in 20-bit parallel format or 10-bit parallel format. An associated parallel clock input must be provided at the appropriate operating frequency; 74.25/74.1758/13.5MHz (20-bit mode) or 148.5/148.352/27MHz (10-bit mode).
The GS1582 features an internal PLL which, if desired, can be configured for a loop bandwidth below 100kHz.
When used in conjunction with the GO1555 Voltage Controlled Oscillator, the GS1582 can tolerate well in excess of 300ps jitter on the input PCLK and still provide output jitter within SMPTE specifications.
In addition to serializing the input, the GS1582 performs NRZ-to-NRZI encoding and scrambling as per SMPTE 292M/259M-C when operating in SMPTE mode.
When operating in DVB-ASI mode, the device will insert K28.5 sync characters and 8b/10b encode the data prior to serialization.
The device also provides a range of other data processing functions.
All processing features are optional and may be enabled/disabled via external control pin(s) and/or host interface programming.
The GS1582 can embed up to 8 channels of audio into the video data stream in accordance with SMPTE 299M and SMPTE 272M.
The audio input signal formats supported by the device include AES/EBU and I2S serial digital formats with a 16, 20 or 24 bit sample size and a 48 kHz sample rate.
Additional audio processing features include individual channel enable, channel swap, group swap, ECC generation and audio channel status insertion.
Typical power consumption, including the GO1555 VCO, is 500mW.
The standby feature allows the power to be reduced to 125mW.
Power may be reduced to less than 10mW by also removing the power to the cable driver and eliminating transitions at the parallel data and clock inputs.
The GS1582 is Pb-free and RoHS compliant.

Key Features
* HD-SDI, SD-SDI, DVB-ASI transmitter with audio embedding
* Integrated SMPTE 292M and 259M-C compliant cable driver
* Integrated ClockCleaner™
* User selectable video processing features, including:
* Generic ancillary data insertion
* Support for HVF or EIA/CEA-861 timing input
* Automatic standard detection and indication
* Enhanced SMPTE 352M payload identifier generation and insertion
* TRS, CRC, ANC data checksum, and line number calculation and insertion
* EDH packet generation and insertion
* Illegal code remapping
* SMPTE 292M and SMPTE 259M-C compliant scrambling and NRZ → NRZI encoding
* Blanking of input HANC and VANC space
* User selectable audio processing features, including:
* SMPTE 299M and SMPTE 272M-A/C compliant audio embedding
* Support for up to 8 channels
* Support for audio group replacement
* JTAG test interface
* 1.8V core and 3.3V charge pump power supply
* 1.8V and 3.3V digital I/O support
* Low power standby mode
* Operating temperature range: -20oC to +85oC
* Pb-free, RoHS compliant, 11mm x 11mm 100-ball BGA package

* SMPTE 292M and SMPTE 259M-C Serial Digital Interfaces
* DVB-ASI Serial Digital Interfaces


댓글을 달아 주세요 Comment

General Description
 The LPC47M172 is a 3.3V (5V tolerant) PC99a/PC2001 compliant Advanced I/O controller for Desktop PCs.
The device, which implements the Low Pin Count (LPC) interface, includes I/O functionality as well as Motherboard GLUE logic into a 128-pin package.
This is space saving solution on the motherboard resulting in lower cost.
The LPC47M172 also provides 13 general purpose pins, which offer flexibility to the system designer, and two Fan Tachometer Inputs.
The LPC47M172’s LPC interface supports LPC I/O and DMA cycles.
The LPC47M172 includes complete legacy I/O: a keyboard interface with AMITM BIOS; SMSC's true CMOS 765B floppy disk controller with advanced digital data separator; two 16C550A compatible UARTs; one Multi-Mode parallel port including ChiProtect circuitry plus EPP and ECP.
The true CMOS 765B core provides 100% compatibility with IBM PC/XT and PC/AT architectures; in addition, it provides data overflow and underflow protection.
The SMSC’s patented advanced digital data separator allows for ease of testing and use.
The parallel port is compatible with IBM PC/AT architecture, as well as IEEE 1284 EPP and ECP.
The LPC47M172 incorporates sophisticated power control circuitry (PCC) which includes support for keyboard and mouse wake up events as well as PME support.
The PCC supports multiple low power-down modes.
The LPC47M172 is ACPI 1.0b/2.0 compatible.
The Motherboard GLUE logic includes various power management logic; including generation of nRSMRST, Power OK signal generation, 5V main and standby reference generation.
There are also three LEDs to indicate power status and hard drive activity.
The translation circuit converts 3.3V signals to 5V signals.
Also included is SMBus main power well to resume power well isolation circuitry.
The LPC47M172 supports the ISA Plug-and-Play Standard register set (Version 1.0a).
The I/O Address, DMA Channel and hardware IRQ of each logical device in the LPC47M172 may be reprogrammed through the internal configuration registers.
There are up to 480 (960 for Parallel Port) I/O address location options, a Serialized IRQ interface, and three DMA channels.
On chip, Interrupt Generating Registers enable external software to generate IRQ1 through IRQ15 on the Serial IRQ Interface.
The LPC47M172’s Enhanced Digital Data Separator does not require any external filter components and is therefore easy to use and offers lower system costs and reduced board area.
The LPC47M172 is register compatible with SMSC’s proprietary 82077AA core.

Product Features
* 3.3V Operation (5V tolerant)
* LPC Interface
- Multiplexed Command, Address and Data Bus
- Serial IRQ Interface Compatible with Serialized IRQ Support for PCI Systems
* ACPI 1.0b/2.0 Compliant
* Programmable Wake-up Event Interface
* PC99a/PC2001 Compliant
* General Purpose Input/Output Pins (13)
* Fan Tachometer Inputs (2)
* Green and Yellow Power LEDs
* ISA Plug-and-Play Compatible Register Set
* Motherboard GLUE Logic
- 5V Reference Generation
- 5V Standby Reference Generation
- IDE Reset/Buffered PCI Reset Outputs
- Power OK Signal Generation
- Power Sequencing
- Power Supply Turn On Circuitry
- Resume Reset Signal Generation
- Hard Drive Front Panel LED
- Voltage Translation for DDC to VGA Monitor
- SMBus Isolation Circuitry
- CNR Dynamic Down Control
* 2.88MB Super I/O Floppy Disk Controller
- Licensed CMOS 765B Floppy Disk Controller
- Software and Register Compatible with SMSC's Proprietary 82077AA Compatible Core
- Supports One Floppy Drive
- Configurable Open Drain/Push-Pull Output Drivers
- Supports Vertical Recording Format
* 16-Byte Data FIFO
- 100% IBM Compatibility
- Detects All Overrun and Underrun Conditions
* Sophisticated Power Control Circuitry (PCC) Including Multiple Powerdown Modes for Reduced Power Consumption
- DMA Enable Logic
- Data Rate and Drive Control Registers
* 480 Address, Up to Eight IRQ and Three DMA Options
* Enhanced Digital Data Separator
- 2 Mbps, 1 Mbps, 500 Kbps, 300 Kbps, 250 Kbps Data Rates
- Programmable Precompensation Modes
* Keyboard Controller
- 8042 Software Compatible
- 8 Bit Microcomputer
- 2k Bytes of Program ROM
- 256 Bytes of Data RAM
- Four Open Drain Outputs Dedicated for Keyboard/Mouse Interface
- Asynchronous Access to Two Data Registers and One Status Register
- Supports Interrupt and Polling Access
- 8 Bit Counter Timer
- Port 92 Support
- Fast Gate A20 and KRESET Outputs
* Serial Ports
- Two Full Function Serial Ports
- High Speed 16C550A Compatible UART with Send/Receive 16-Byte FIFOs
- Supports 230k and 460k Baud
- Programmable Baud Rate Generator
- Modem Control Circuitry
- 480 Address and 15 IRQ Options
* Infrared Port
- Multiprotocol Infrared Interface
- 32-Byte Data FIFO
- IrDA 1.0 Compliant
- 480 Address, Up to 15 IRQ and Three DMA Options
* Multi-Mode Parallel Port with ChiProtect
- Standard Mode IBM PC/XT, PC/AT, and PS/2 Compatible Bi-directional Parallel Port
- Enhanced Parallel Port (EPP) Compatible - EPP 1.7 and EPP 1.9 (IEEE 1284 Compliant)
- IEEE 1284 Compliant Enhanced Capabilities Port (ECP)
- ChiProtect Circuitry for Protection
- 960 Address, Up to 15 IRQ and Three DMA Options
* Interrupt Generating Registers
- Registers Generate IRQ1 – IRQ15 on Serial IRQ Interface.
* XOR-Chain Board Test
* 128 Pin MQFP Package, 3.2 mm Footprint


댓글을 달아 주세요 Comment

 This Technical Note describes the evaluation board for the AD7719, Low Voltage, Low Power, 16&24- Bit, Dual Sigma Delta ADC.
The AD7719 is a complete analog front end for low frequency measurement applications.
The AD7719 is factory calibrated and therefore does not require field calibration.
The device can accept low level input signals directly from a transducer and produce a serial digital output.
It employs a sigma-delta conversion technique to realize up to 24 bits (Main ADC) or 16 bits (Auxiliary ADC) of no missing codes performance.
The selected input signal is applied to a proprietary programmable gain (Main ADC only) front end based around an analog modulator.
The modulator output is processed by an on-chip digital filter.
The first notch of this digital filter can be programmed via an on-chip control register allowing adjustment of the filter cutoff and output update rate.
Full data on the AD7719 is available in the AD7719 datasheet available from Analog Devices and should be consulted in conjunction with this Technical Note when using the evaluation board.
The evaluation board interfaces to the parallel port of an IBM compatible PC.
Software is available with the evalu- ation board which allows the user to easily program the AD7719.
Other components on the AD7719 Evaluation Board include two AD780s (precision 2.5V references), a 32.7680 kHz crystal and digital buffers to buffer signals to and from the PC.

Full-Featured Evaluation Board for the AD7719 On-Board Reference and Digital Buffers
Various Linking Options PC Software for Control of AD7719

댓글을 달아 주세요 Comment

Product Overview
This DC-DC converter module uses 2nd Generation power processing, control and packaging technologies to provide the performance, flexibility and cost effectiveness expected of a mature power component.
For example, a plated-cavity core transformer couples widely separated primary and secondary windings, resulting in low in-toout parasitic capacitance and noise.
High frequency ZCS/ZVS switching, advanced power semiconductor packaging and thermal management provide high power density with low temperature gradients.
Extensive use of silicon integration results in 1/3 the part count of a 1st Generation converter.

• DC input range: 36 - 75V
• Input surge withstand: 100V for 100ms
• DC output: 48V
• Programmable output: 10 to 110%
• Regulation: ±0.4%
• Efficiency: 89.5%
• Maximum operating temperature: 100°C at full load
• Power density: 100W/cubic inch
• Height above board: 0.43 in. (10,9 mm)
• Parallelable, with N+M fault tolerance
• Low noise ZCS/ZVS architecture


댓글을 달아 주세요 Comment

General Description
 Altera® ACEX 1K devices provide a die-efficient, low-cost architecture by combining look-up table (LUT) architecture with EABs.
LUT-based logic provides optimized performance and efficiency for data-path, register intensive, mathematical, or digital signal processing (DSP) designs, while EABs implement RAM, ROM, dual-port RAM, or first-in first-out (FIFO) functions.
These elements make ACEX 1K suitable for complex logic functions and memory functions such as digital signal processing, wide data-path manipulation, data transformation and microcontrollers, as required in high-performance communications applications.
Based on reconfigurable CMOS SRAM elements, the ACEX 1K architecture incorporates all features necessary to implement common gate array megafunctions, along with a high pin count to enable an effective interface with system components.
The advanced process and the low voltage requirement of the 2.5-V core allow ACEX 1K devices to meet the requirements of low-cost, high-volume applications ranging from DSL modems to low-cost switches.
The ability to reconfigure ACEX 1K devices enables complete testing prior to shipment and allows the designer to focus on simulation and design verification.
ACEX 1K device reconfigurability eliminates inventory management for gate array designs and test vector generation for fault coverage.
ACEX 1K device performance for some common designs.
All performance results were obtained with Synopsys DesignWare or LPM functions.
Special design techniques are not required to implement the applications; the designer simply infers or instantiates a function in a Verilog HDL, VHDL, Altera Hardware Description Language (AHDL), or schematic design file.

* Programmable logic devices (PLDs), providing low cost system-on-a-programmable-chip integration in a single device
- Enhanced embedded array for implementing megafunctions such as efficient memory and specialized logic functions
- Dual-port capability with up to 16-bit width per embedded array block (EAB)
- Logic array for general logic functions
* High density
- 10,000 to 100,000 typical gates
- Up to 49,152 RAM bits (4,096 bits per EAB, all of which can be used without reducing logic capacity)
* Cost-efficient programmable architecture for high-volume applications
- Die size reductions via hybrid process
- Low cost solution for high-performance communications applications
* System-level features
- MultiVolt™ I/O pins can drive or be driven by 2.5-V, 3.3-V, or 5.0-V devices
- Low power consumption
- Bidirectional I/O performance (setup time [tSU] and clock-tooutput delay [tCO]) up to 250 MHz
- Fully compliant with the peripheral component interconnect Special Interest Group (PCI SIG)
PCI Local Bus Specification, Revision 2.2 for 3.3-V operation at 33 MHz or 66 MHz
- -1 speed grade devices are compliant with PCI Local Bus Specification, Revision 2.2 for 5.0-V operation
- Built-in Joint Test Action Group (JTAG) boundary-scan test (BST) circuitry compliant with IEEE Std. 1149.1-1990, available without consuming additional device logic.
- Operate with a 2.5-V internal supply voltage
- In-circuit reconfigurability (ICR) via external configuration devices, intelligent controller, or JTAG port
- ClockLock TM and ClockBoost TM options for reduced clock delay, clock skew, and clock multiplication
- Built-in, low-skew clock distribution trees
- 100% functional testing of all devices; test vectors or scan chains are not required
- Pull-up on I/O pins before and during configuration
* Flexible interconnect
- FastTrack® Interconnect continuous routing structure for fast, predictable interconnect delays
- Dedicated carry chain that implements arithmetic functions such as fast adders, counters, and comparators (automatically used by software tools and megafunctions)
- Dedicated cascade chain that implements high-speed, high-fan-in logic functions (automatically used by software tools and megafunctions)
- Tri-state emulation that implements internal tri-state buses
- Up to six global clock signals and four global clear signals
* Powerful I/O pins
- Individual tri-state output enable control for each pin
- Open-drain option on each I/O pin
- Programmable output slew-rate control to reduce switching noise
- Clamp to V CCIO user-selectable on a pin-by-pin basis
- Supports hot-socketing
* Software design support and automatic place-and-route provided by Altera’s MAX+PLUS®
II development system for Windows-based PCs and Sun SPARCstation, HP 9000 Series 700/800, and IBM RISC System/6000 workstations
* Flexible package options are available in 100 to 484 pins, including the innovative FineLine BGA TM packages
* Additional design entry and simulation support provided by EDIF 2 0 0 and 3 0 0 netlist files, library of parameterized modules (LPM), DesignWare components, Verilog HDL, VHDL, and other interfaces to popular EDA tools from manufacturers such as Cadence, Exemplar Logic, Mentor Graphics, OrCAD, Synopsys, Synplicity, VeriBest, and Viewlogic


댓글을 달아 주세요 Comment